{"id":"https://openalex.org/W2134085097","doi":"https://doi.org/10.1109/ddecs.2011.5783085","title":"Hardware architecture for packet classification with prefix coloring","display_name":"Hardware architecture for packet classification with prefix coloring","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2134085097","doi":"https://doi.org/10.1109/ddecs.2011.5783085","mag":"2134085097"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089906795","display_name":"Viktor Pu\u0161","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Viktor Pus","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bo\u017eet\u011bchova 2, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bo\u017eet\u011bchova 2, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081006257","display_name":"Michal Kajan","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Michal Kajan","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bo\u017eet\u011bchova 2, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bo\u017eet\u011bchova 2, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Bo\u017eet\u011bchova 2, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bo\u017eet\u011bchova 2, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.2577,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59400018,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9384999871253967,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8288819789886475},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6335736513137817},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5895054340362549},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5423404574394226},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5118876695632935},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5069797039031982},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5040315985679626},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.43423426151275635},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4138033092021942},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38261350989341736},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37604162096977234},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.33320990204811096},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15557131171226501}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8288819789886475},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6335736513137817},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5895054340362549},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5423404574394226},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5118876695632935},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5069797039031982},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5040315985679626},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.43423426151275635},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4138033092021942},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38261350989341736},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37604162096977234},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.33320990204811096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15557131171226501},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1999064874","https://openalex.org/W2062652918","https://openalex.org/W2090813717","https://openalex.org/W2102778622","https://openalex.org/W2110900356","https://openalex.org/W2132225227","https://openalex.org/W2139751271","https://openalex.org/W2146005787","https://openalex.org/W2169553922","https://openalex.org/W3006615558","https://openalex.org/W6679934005"],"related_works":["https://openalex.org/W1606574587","https://openalex.org/W1556003661","https://openalex.org/W2097731574","https://openalex.org/W1233822343","https://openalex.org/W2097595905","https://openalex.org/W4235315652","https://openalex.org/W1993620881","https://openalex.org/W2390663577","https://openalex.org/W4243019710","https://openalex.org/W2017199760"],"abstract_inverted_index":{"Packet":[0],"classification":[1,23],"is":[2,28,102,130],"a":[3,47,86,105],"widely":[4],"used":[5],"operation":[6],"in":[7,24,33],"network":[8,12,148],"security":[9,149],"devices.":[10],"As":[11],"speeds":[13],"are":[14],"increasing,":[15],"the":[16,78,93,109,128,131,136,141],"demand":[17],"for":[18,61],"hardware":[19,34,51,100],"acceleration":[20],"of":[21,57,73,80,92,111,127,135,147],"packet":[22,62],"FPGAs":[25],"or":[26],"ASICs":[27],"growing.":[29],"Nowadays":[30],"algorithms":[31],"implemented":[32],"can":[35],"achieve":[36],"multigigabit":[37],"speeds,":[38],"but":[39],"suffer":[40],"with":[41,108],"great":[42],"memory":[43,55],"overhead.":[44],"We":[45],"propose":[46],"new":[48],"algorithm":[49,65,129],"and":[50,85,120],"architecture":[52,101],"which":[53,139],"reduces":[54],"requirements":[56],"decomposition":[58],"based":[59],"methods":[60],"classification.":[63],"The":[64,98,124],"uses":[66],"prefix":[67,95],"coloring":[68],"to":[69,144],"reduce":[70],"large":[71],"amount":[72],"Cartesian":[74],"product":[75],"rules":[76],"at":[77],"cost":[79],"an":[81],"additional":[82],"pipelined":[83],"processing":[84,106],"few":[87],"bits":[88],"added":[89],"into":[90],"results":[91],"longest":[94],"match":[96],"operation.":[97],"proposed":[99],"designed":[103],"as":[104],"pipeline":[107],"throughput":[110],"266":[112],"million":[113],"packets":[114],"per":[115],"second":[116],"using":[117],"commodity":[118],"FPGA":[119],"one":[121],"external":[122],"memory.":[123],"greatest":[125],"strength":[126],"constant":[132],"time":[133],"complexity":[134],"search":[137],"operation,":[138],"makes":[140],"solution":[142],"resistant":[143],"various":[145],"classes":[146],"attacks.":[150]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}