{"id":"https://openalex.org/W2134253040","doi":"https://doi.org/10.1109/ddecs.2011.5783084","title":"An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors","display_name":"An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2134253040","doi":"https://doi.org/10.1109/ddecs.2011.5783084","mag":"2134253040"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081212174","display_name":"Abdelmajid Bouajila","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdelmajid Bouajila","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049228228","display_name":"Johannes Zeppenfeld","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Zeppenfeld","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005732789","display_name":"Walter Stechele","orcid":"https://orcid.org/0000-0002-7455-8483"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter Stechele","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012521962","display_name":"Andreas Herkersdorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Herkersdorf","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5406,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.72380046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8519964218139648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7724658250808716},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7273574471473694},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6268030405044556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5931930541992188},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5314515829086304},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5022671222686768},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.49359047412872314},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.47658321261405945},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4562337398529053},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3566521108150482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13618364930152893},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12796184420585632},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11452192068099976}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8519964218139648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7724658250808716},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7273574471473694},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6268030405044556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5931930541992188},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5314515829086304},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5022671222686768},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.49359047412872314},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.47658321261405945},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4562337398529053},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3566521108150482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13618364930152893},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12796184420585632},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11452192068099976},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1541483005","https://openalex.org/W1567646530","https://openalex.org/W1579215414","https://openalex.org/W1964057018","https://openalex.org/W2011900848","https://openalex.org/W2013185880","https://openalex.org/W2083492745","https://openalex.org/W2104677471","https://openalex.org/W2120765880","https://openalex.org/W2125169487","https://openalex.org/W2127684996","https://openalex.org/W2130827443","https://openalex.org/W2145225354","https://openalex.org/W2533088220","https://openalex.org/W2764062527","https://openalex.org/W4229640727","https://openalex.org/W4229966209","https://openalex.org/W4236432903","https://openalex.org/W4247741062","https://openalex.org/W4248306597","https://openalex.org/W6632410504","https://openalex.org/W6677959175"],"related_works":["https://openalex.org/W2044069930","https://openalex.org/W2078707653","https://openalex.org/W1908654170","https://openalex.org/W3196277062","https://openalex.org/W4224229821","https://openalex.org/W2079643259","https://openalex.org/W2782341877","https://openalex.org/W2593605297","https://openalex.org/W2969553121","https://openalex.org/W1553526993"],"abstract_inverted_index":{"This":[0,25,52],"paper":[1],"presents":[2,17],"a":[3,18],"reliable":[4,26,53],"processor":[5,27,54],"pipeline":[6,28,55],"architecture":[7,29],"resilient":[8],"to":[9],"multiple":[10],"soft-":[11],"and":[12,72],"timing":[13],"errors.":[14],"It":[15],"also":[16,49],"probabilistic":[19],"quantification":[20],"of":[21,62,69],"its":[22],"performance":[23,58],"overheads.":[24],"has":[30,48,56],"been":[31,50],"implemented":[32],"in":[33],"the":[34],"Leon3":[35],"VHDL":[36],"open":[37],"source":[38],"processor.":[39],"An":[40],"FPGA":[41],"prototype":[42],"running":[43],"under":[44],"random":[45],"fault":[46],"injection":[47,67],"developed.":[51],"low":[57],"overheads":[59],"(relative":[60],"CPI":[61],"1.06":[63],"at":[64],"an":[65],"error":[66],"rate":[68],"3":[70],"%)":[71],"is":[73],"therefore":[74],"much":[75],"better":[76],"than":[77],"techniques":[78],"based":[79],"on":[80],"flushing.":[81]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}