{"id":"https://openalex.org/W2100643245","doi":"https://doi.org/10.1109/ddecs.2011.5783071","title":"Influence of parasitic memory effect on single-cell faults in SRAMs","display_name":"Influence of parasitic memory effect on single-cell faults in SRAMs","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2100643245","doi":"https://doi.org/10.1109/ddecs.2011.5783071","mag":"2100643245"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059169667","display_name":"Sandra Irobi","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Sandra Irobi","raw_affiliation_strings":["CE Laboratory, EEMCS faculty, Delft University of Technnology, Netherlands","CE Laboratory, EEMCS faculty, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"CE Laboratory, EEMCS faculty, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"CE Laboratory, EEMCS faculty, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021955713","display_name":"Zaid Al-Ars","orcid":"https://orcid.org/0000-0001-7670-8572"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Zaid Al-Ars","raw_affiliation_strings":["CE Laboratory, EEMCS faculty, Delft University of Technnology, Netherlands","CE Laboratory, EEMCS faculty, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"CE Laboratory, EEMCS faculty, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"CE Laboratory, EEMCS faculty, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["CE Laboratory, EEMCS faculty, Delft University of Technnology, Netherlands","CE Laboratory, EEMCS faculty, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"CE Laboratory, EEMCS faculty, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"CE Laboratory, EEMCS faculty, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069159925","display_name":"M. Renovell","orcid":"https://orcid.org/0000-0002-3896-8231"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Renovell","raw_affiliation_strings":["LIRMM-UMR C5506, CNRS, Montpellier, France","LIRMM-UMR C5506 CNRS. 161, Rue Ada 34392 Montpellier Cedex 5 France"],"affiliations":[{"raw_affiliation_string":"LIRMM-UMR C5506, CNRS, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"LIRMM-UMR C5506 CNRS. 161, Rue Ada 34392 Montpellier Cedex 5 France","institution_ids":["https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059169667"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.5154,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67765399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"159","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.8427168130874634},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.6188800930976868},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5728123784065247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5155417919158936},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.45474669337272644},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.44857725501060486},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44613155722618103},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.42695778608322144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38294562697410583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27705255150794983},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2400292456150055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23984941840171814},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1287529170513153},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09931433200836182}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.8427168130874634},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.6188800930976868},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5728123784065247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5155417919158936},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.45474669337272644},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.44857725501060486},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44613155722618103},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.42695778608322144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38294562697410583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27705255150794983},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2400292456150055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23984941840171814},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1287529170513153},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09931433200836182},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2011.5783071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00591995v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00591995","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DDECS'11: 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits ans Systems","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1922040173","https://openalex.org/W2069345435","https://openalex.org/W2071317919","https://openalex.org/W2092414922","https://openalex.org/W2098355397","https://openalex.org/W2106246015","https://openalex.org/W2108420455","https://openalex.org/W2119081900","https://openalex.org/W2122762801","https://openalex.org/W2125788370","https://openalex.org/W2141389058","https://openalex.org/W2142992648","https://openalex.org/W2149304398","https://openalex.org/W2545007383","https://openalex.org/W6681664036"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W2999380399","https://openalex.org/W4210807885","https://openalex.org/W2248915580","https://openalex.org/W2059163921","https://openalex.org/W2051045034","https://openalex.org/W1909296377","https://openalex.org/W1504951709"],"abstract_inverted_index":{"Parasitic":[0],"node":[1,5,10,48,67,80],"capacitance":[2],"and":[3],"faulty":[4],"voltage":[6],"of":[7,20,27,34,65],"a":[8],"defective":[9],"can":[11],"induce":[12],"serious":[13],"parasitic":[14,28,47,66],"effects":[15],"on":[16,31,69],"the":[17,25,32,63,74],"electrical":[18],"behavior":[19],"SRAMs.":[21,38],"This":[22],"paper":[23],"evaluates":[24],"impact":[26,64],"memory":[29,58,76],"effect":[30],"detection":[33,42],"single-cell":[35],"faults":[36],"in":[37,73],"It":[39],"demonstrates":[40],"that":[41,51],"is":[43,52],"significantly":[44],"influenced":[45],"by":[46],"components;":[49],"something":[50],"often":[53],"not":[54],"accounted":[55],"for":[56],"during":[57],"testing.":[59],"Finally,":[60],"it":[61],"shows":[62],"components":[68],"all":[70],"possible":[71],"opens":[72],"SRAM":[75],"cell":[77],"array,":[78],"using":[79],"voltages":[81],"from":[82],"GND":[83],"to":[84],"V":[85],"<sub":[86],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[87],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[88],".":[89]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}