{"id":"https://openalex.org/W2115678927","doi":"https://doi.org/10.1109/ddecs.2011.5783057","title":"Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip","display_name":"Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2115678927","doi":"https://doi.org/10.1109/ddecs.2011.5783057","mag":"2115678927"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027304804","display_name":"Thomas Canhao Xu","orcid":"https://orcid.org/0000-0003-1072-0792"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]},{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Thomas Canhao Xu","raw_affiliation_strings":["Department of Information Technology, University of Turku, Turku, Finland","Turku Center for Computer Science, Turku, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Turku Center for Computer Science, Turku, Finland","institution_ids":["https://openalex.org/I183173800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019546150","display_name":"Pasi Liljeberg","orcid":"https://orcid.org/0000-0002-9392-3589"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]},{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pasi Liljeberg","raw_affiliation_strings":["Department of Information Technology, University of Turku, Turku, Finland","Turku Center for Computer Science, Turku, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Turku Center for Computer Science, Turku, Finland","institution_ids":["https://openalex.org/I183173800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Hannu Tenhunen","raw_affiliation_strings":["Department of Information Technology, University of Turku, Turku, Finland","Turku Center for Computer Science, Turku, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Turku Center for Computer Science, Turku, Finland","institution_ids":["https://openalex.org/I183173800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027304804"],"corresponding_institution_ids":["https://openalex.org/I155660961","https://openalex.org/I183173800"],"apc_list":null,"apc_paid":null,"fwci":6.6515,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.96966927,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7364272475242615},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.6289107799530029},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5879387259483337},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.579159140586853},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5669798851013184},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5551191568374634},{"id":"https://openalex.org/keywords/connection","display_name":"Connection (principal bundle)","score":0.523536205291748},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5072762370109558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4984772205352783},{"id":"https://openalex.org/keywords/silicon-chip","display_name":"Silicon chip","score":0.4278850555419922},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36575084924697876},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.29433995485305786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2266470491886139},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.11856523156166077},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0938868522644043},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08099150657653809}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7364272475242615},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.6289107799530029},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5879387259483337},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.579159140586853},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5669798851013184},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5551191568374634},{"id":"https://openalex.org/C13355873","wikidata":"https://www.wikidata.org/wiki/Q2920850","display_name":"Connection (principal bundle)","level":2,"score":0.523536205291748},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5072762370109558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4984772205352783},{"id":"https://openalex.org/C2983805867","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Silicon chip","level":3,"score":0.4278850555419922},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36575084924697876},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.29433995485305786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2266470491886139},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.11856523156166077},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0938868522644043},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08099150657653809},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321108","display_name":"Academy of Finland","ror":"https://ror.org/05k73zm37"},{"id":"https://openalex.org/F4320322426","display_name":"Nokia Foundation","ror":"https://ror.org/0401nzk46"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1979418125","https://openalex.org/W2005646196","https://openalex.org/W2014919362","https://openalex.org/W2102387714","https://openalex.org/W2120635877","https://openalex.org/W2123184444","https://openalex.org/W2125357468","https://openalex.org/W2126372249","https://openalex.org/W2129296059","https://openalex.org/W2129785295","https://openalex.org/W2143335496","https://openalex.org/W2145021036","https://openalex.org/W2162968317","https://openalex.org/W2166695060","https://openalex.org/W2169783318","https://openalex.org/W2169875292","https://openalex.org/W2171589621","https://openalex.org/W2481508967","https://openalex.org/W4234856694","https://openalex.org/W4235990555","https://openalex.org/W4238549726","https://openalex.org/W6675224354","https://openalex.org/W6678665702","https://openalex.org/W6678987360"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2549021975","https://openalex.org/W2046139226","https://openalex.org/W2513353273","https://openalex.org/W2333804548","https://openalex.org/W1968957853","https://openalex.org/W2535331497","https://openalex.org/W2584677168"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"analyze":[4],"the":[5,29,35,41,44,69,106,126],"performance":[6,30,133],"impact":[7],"of":[8,11,22,34,40,43,50,71,80,132,137,152],"different":[9,48,104],"number":[10,70,151],"Through":[12],"Silicon":[13],"Vias":[14],"(TSVs)":[15],"in":[16,110,154],"3D":[17,24,52,58,76,155],"Network-on-Chip":[18],"(NoC).":[19],"The":[20,130],"adoption":[21],"a":[23,38,51,75,90,135,146],"NoC":[25,59],"design":[26],"depends":[27],"on":[28,63,97],"and":[31,114,121,142],"manufacturing":[32,138],"cost":[33],"chip.":[36],"Therefore,":[37],"study":[39],"placement":[42],"TSV,":[45],"that":[46,102],"connects":[47],"layers":[49],"chip,":[53],"is":[54,60,134],"crucial.":[55],"A":[56],"64-core":[57],"modeled":[61],"based":[62,96],"state-of-the-art":[64],"2D":[65],"chips.":[66],"We":[67,85],"discuss":[68],"TSVs":[72,153],"required":[73],"for":[74,148],"NoC.":[77],"Different":[78],"placements":[79],"layer-layer":[81],"connections":[82],"are":[83,117],"explored.":[84],"present":[86],"benchmark":[87],"results":[88,144],"using":[89],"cycle":[91],"accurate":[92],"full":[93],"system":[94],"simulator":[95],"realistic":[98],"workloads.":[99],"Experiments":[100],"show":[101],"under":[103],"workloads,":[105],"average":[107],"network":[108],"latencies":[109],"two":[111],"configurations":[112],"(full":[113],"quarter":[115],"connection)":[116],"reduced":[118],"by":[119],"14.78%":[120],"7.38%":[122],"respectively,":[123],"compared":[124],"with":[125],"one-eighth":[127],"connection":[128],"design.":[129],"improvement":[131],"trade-off":[136],"cost.":[139],"Our":[140],"analysis":[141],"experiment":[143],"provide":[145],"guideline":[147],"selecting":[149],"optimal":[150],"NoCs.":[156]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}