{"id":"https://openalex.org/W2121273230","doi":"https://doi.org/10.1109/ddecs.2011.5783053","title":"Defect-oriented module-level fault diagnosis in digital circuits","display_name":"Defect-oriented module-level fault diagnosis in digital circuits","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2121273230","doi":"https://doi.org/10.1109/ddecs.2011.5783053","mag":"2121273230"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072185940","display_name":"Sergei Kostin","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Sergei Kostin","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Estonia","Department of Computer Engineering , Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering , Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Estonia","Department of Computer Engineering , Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering , Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Estonia","Department of Computer Engineering , Tallinn University of Technology, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering , Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"40","issue":null,"first_page":"81","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6749807000160217},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6571818590164185},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5953386425971985},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5747919678688049},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.545724093914032},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5350896716117859},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.49046656489372253},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45849788188934326},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.423145592212677},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4051715135574341},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34252405166625977},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20868808031082153},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10218095779418945}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6749807000160217},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6571818590164185},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5953386425971985},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5747919678688049},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.545724093914032},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5350896716117859},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.49046656489372253},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45849788188934326},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.423145592212677},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4051715135574341},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34252405166625977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20868808031082153},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10218095779418945},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1576585704","https://openalex.org/W1583304273","https://openalex.org/W1849928240","https://openalex.org/W1974750755","https://openalex.org/W2045217056","https://openalex.org/W2050670618","https://openalex.org/W2052920761","https://openalex.org/W2077745790","https://openalex.org/W2102673603","https://openalex.org/W2111994103","https://openalex.org/W2121983692","https://openalex.org/W2129021480","https://openalex.org/W2136005978","https://openalex.org/W2139038023","https://openalex.org/W2143649204","https://openalex.org/W2168063884","https://openalex.org/W4230124595","https://openalex.org/W4251758069","https://openalex.org/W6634143526","https://openalex.org/W6638735712"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W1532891187","https://openalex.org/W2088006178","https://openalex.org/W2069145203","https://openalex.org/W63550369","https://openalex.org/W2108605716","https://openalex.org/W2085176210","https://openalex.org/W3114476551"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"hierarchical":[3],"approach":[4,119],"for":[5],"physical":[6,108],"defect":[7,101],"diagnosis":[8,48,122],"in":[9,52,83,113],"combinational":[10],"or":[11,27],"full":[12],"scan-path":[13],"digital":[14,34,131],"circuits":[15],"represented":[16],"as":[17],"module":[18,69],"networks.":[19],"As":[20],"modules":[21,60,82,95],"we":[22],"may":[23],"consider":[24],"arbitrary":[25],"subcircuits":[26],"library":[28],"components":[29],"(e.g.":[30],"complex":[31],"gates)":[32],"of":[33,73,81,92,130,140],"circuits.":[35,132],"Both,":[36],"cause-effect":[37,64],"and":[38],"effect-cause":[39,99],"approaches":[40],"are":[41,61,110],"exploited":[42],"intermittently.":[43],"The":[44,71,117,133],"higher":[45],"level":[46],"fault":[47,121],"is":[49,96],"carried":[50],"out":[51],"two":[53],"phases.":[54],"In":[55,86],"the":[56,74,79,84,87,90,104,107,127,141],"first":[57],"phase,":[58,89],"faulty":[59,68,94,115],"located":[62,112],"by":[63,98],"analysis":[65],"using":[66],"high-level":[67],"dictionary.":[70],"size":[72],"dictionary":[75],"depends":[76],"linearly":[77],"on":[78],"number":[80],"circuit.":[85],"second":[88],"set":[91],"suspected":[93,114],"pruned":[97],"indirect":[100],"reasoning.":[102],"At":[103],"lower":[105],"level,":[106],"defects":[109],"directly":[111],"modules.":[116],"proposed":[118,142],"to":[120,124],"helps":[123],"cope":[125],"with":[126],"growing":[128],"complexities":[129],"experimental":[134],"results":[135],"show":[136],"high":[137],"diagnostic":[138],"resolution":[139],"approach.":[143]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}