{"id":"https://openalex.org/W2166662857","doi":"https://doi.org/10.1109/ddecs.2011.5783039","title":"Conversion and interfacing techniques for asynchronous circuits","display_name":"Conversion and interfacing techniques for asynchronous circuits","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2166662857","doi":"https://doi.org/10.1109/ddecs.2011.5783039","mag":"2166662857"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069204053","display_name":"Markus Ferringer","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Markus Ferringer","raw_affiliation_strings":["Department of Computer Engineering, University of Technology, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5069204053"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.5399,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73022471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"80","issue":null,"first_page":"11","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8561596274375916},{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.8416908383369446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8121241331100464},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.773967981338501},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5355119109153748},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5098153948783875},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4662220776081085},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4264739155769348},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3244512677192688},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28624171018600464},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1899150311946869},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18779975175857544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1837579309940338},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1530095338821411},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1487073302268982},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.0964173972606659}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8561596274375916},{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.8416908383369446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8121241331100464},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.773967981338501},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5355119109153748},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5098153948783875},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4662220776081085},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4264739155769348},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3244512677192688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28624171018600464},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1899150311946869},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18779975175857544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1837579309940338},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1530095338821411},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1487073302268982},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0964173972606659},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1577323490","https://openalex.org/W1609287256","https://openalex.org/W1769133684","https://openalex.org/W1976475955","https://openalex.org/W1982876335","https://openalex.org/W2100917017","https://openalex.org/W2101456474","https://openalex.org/W2115894212","https://openalex.org/W2117299791","https://openalex.org/W2121914493","https://openalex.org/W2128702371","https://openalex.org/W2129981070","https://openalex.org/W2139349254","https://openalex.org/W2150872535","https://openalex.org/W2160823654","https://openalex.org/W2487142227","https://openalex.org/W4298011152","https://openalex.org/W6636576922","https://openalex.org/W6638190992","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W105776007","https://openalex.org/W2146502274","https://openalex.org/W2136922322","https://openalex.org/W2031351902","https://openalex.org/W2945361966","https://openalex.org/W4245538934","https://openalex.org/W3083668959","https://openalex.org/W2517825401","https://openalex.org/W2548837243","https://openalex.org/W2123861710"],"abstract_inverted_index":{"Asynchronous":[0],"logic":[1],"design":[2,29,64,94],"has":[3],"gained":[4],"more":[5,7],"and":[6,25,59,99,101,113],"interest":[8],"over":[9],"the":[10,54,123],"last":[11],"few":[12],"years.":[13],"However,":[14],"as":[15],"many":[16],"designers":[17],"are":[18],"well":[19],"aware,":[20],"there":[21],"exist":[22],"various":[23],"different":[24,46],"mostly":[26],"diverse":[27],"asynchronous":[28,93],"methodologies.":[30],"In":[31,67],"order":[32],"to":[33,44],"obtain":[34],"a":[35,72],"highly":[36],"optimized":[37],"circuit":[38],"implementation,":[39],"it":[40],"is":[41,131],"often":[42],"necessary":[43],"mix":[45],"techniques":[47,61],"for":[48,56,87,118],"exploiting":[49],"their":[50,97],"specific":[51],"benefits.":[52],"Consequently,":[53],"need":[55],"efficient":[57],"conversion":[58,78,89],"interfacing":[60],"between":[62,90],"these":[63],"methodologies":[65],"arises.":[66],"this":[68,126],"paper":[69],"we":[70],"take":[71],"closer":[73],"look":[74],"on":[75],"how":[76],"such":[77],"blocks":[79],"can":[80],"be":[81],"built":[82],"efficiently.":[83],"We":[84,105],"elaborate":[85],"implementations":[86],"signal":[88],"three":[91],"distinct":[92],"alternatives,":[95],"discuss":[96],"benefits":[98],"drawbacks,":[100],"provide":[102],"simulation":[103],"results.":[104],"not":[106,132],"only":[107],"consider":[108],"cases":[109],"where":[110,125],"both":[111],"sender":[112],"receiver":[114],"use":[115],"handshaking":[116],"protocols":[117],"flow":[119],"control,":[120],"but":[121],"also":[122],"situation":[124],"kind":[127],"of":[128],"lockstep":[129],"operation":[130],"possible.":[133]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}