{"id":"https://openalex.org/W2055638558","doi":"https://doi.org/10.1109/ddecs.2011.5783035","title":"Testing and design-for-testability solutions for 3D integrated circuits","display_name":"Testing and design-for-testability solutions for 3D integrated circuits","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2055638558","doi":"https://doi.org/10.1109/ddecs.2011.5783035","mag":"2055638558"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Duke University, USA","[Duke University, USA]"],"affiliations":[{"raw_affiliation_string":"Duke University, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"[Duke University, USA]","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5033880864"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10820574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7650589346885681},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7038952112197876},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6693994402885437},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5976212024688721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5175818204879761},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.5171388983726501},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4995765686035156},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4802868068218231},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4707178473472595},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4591140151023865},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.44735583662986755},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42499592900276184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4176430106163025},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4146759510040283},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36176255345344543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3481128215789795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3104771375656128},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.29122018814086914},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17487052083015442},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14353400468826294}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7650589346885681},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7038952112197876},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6693994402885437},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5976212024688721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5175818204879761},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.5171388983726501},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4995765686035156},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4802868068218231},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4707178473472595},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4591140151023865},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.44735583662986755},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42499592900276184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4176430106163025},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4146759510040283},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36176255345344543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3481128215789795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3104771375656128},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29122018814086914},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17487052083015442},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14353400468826294},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1852363244","https://openalex.org/W2172250424","https://openalex.org/W2107525390","https://openalex.org/W2166065438","https://openalex.org/W2168601023","https://openalex.org/W1975458101","https://openalex.org/W2380857293","https://openalex.org/W2127184179","https://openalex.org/W2137651210","https://openalex.org/W1957183991"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuits":[2],"(3D":[3],"ICs)":[4],"promise":[5],"to":[6,16,68,78,151,162],"overcome":[7],"barriers":[8],"in":[9,51,58,80],"interconnect":[10],"scaling,":[11],"thereby":[12],"offering":[13],"an":[14,110],"opportunity":[15],"get":[17],"higher":[18],"performance":[19],"using":[20],"CMOS":[21],"technology.":[22],"Despite":[23],"these":[24,133],"benefits,":[25],"testing":[26,121,143],"remains":[27],"a":[28,62],"major":[29],"obstacle":[30],"that":[31],"hinders":[32],"the":[33,52,69,106,128,152,172,188],"adoption":[34],"of":[35,64,71,112,127,144,154,190],"3D":[36,45,113,184],"integration.":[37],"Test":[38],"techniques":[39],"and":[40,87,100,118,122,125,146,160,164,194],"design-for-testability":[41],"(DfT)":[42],"solutions":[43,129],"for":[44,74,132,141,183],"ICs":[46],"have":[47,60],"remained":[48],"largely":[49],"unexplored":[50],"research":[53],"community,":[54],"even":[55],"though":[56],"experts":[57],"industry":[59],"identified":[61],"number":[63],"test":[65,76,85,157,195],"challenges":[66],"related":[67,150],"lack":[70],"probe":[72],"access":[73,77,161],"wafers,":[75],"modules":[79],"stacked":[81],"wafers/dies,":[82],"thermal":[83],"concerns,":[84],"economics,":[86],"new":[88],"defects":[89],"arising":[90],"from":[91],"unique":[92,116],"processing":[93,117],"steps":[94],"such":[95],"as":[96],"wafer":[97],"thinning,":[98],"alignment,":[99],"bonding.":[101],"In":[102],"this":[103],"embedded":[104],"tutorial,":[105],"speaker":[107,136,173],"will":[108,137,174],"present":[109],"overview":[111],"integration,":[114],"its":[115],"assembly":[119],"steps,":[120],"DfT":[123,148],"challenges,":[124],"some":[126],"being":[130],"advocated":[131],"challenges.":[134],"The":[135],"focus":[138],"on":[139,179],"proposals":[140],"pre-bond":[142],"dies":[145,163],"TSVs,":[147],"innovations":[149],"optimization":[153],"die":[155],"wrappers,":[156],"scheduling":[158],"solutions,":[159],"inter-die":[165],"interconnects":[166],"during":[167],"stack":[168],"testing.":[169],"Time":[170],"permitting,":[171],"also":[175],"highlight":[176],"recent":[177],"work":[178],"comprehensive":[180],"cost":[181,189],"modeling":[182],"ICs,":[185],"which":[186],"includes":[187],"design,":[191],"manufacture,":[192],"testing,":[193],"flows.":[196]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}