{"id":"https://openalex.org/W2008586613","doi":"https://doi.org/10.1109/ddecs.2010.5491802","title":"A 65nm embedded low power SRAM compiler","display_name":"A 65nm embedded low power SRAM compiler","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2008586613","doi":"https://doi.org/10.1109/ddecs.2010.5491802","mag":"2008586613"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044634325","display_name":"Sheng Wu","orcid":"https://orcid.org/0000-0002-0231-0024"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Sheng Wu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108909483","display_name":"Xiang Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Zheng","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044596515","display_name":"Zhiqiang Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiqiang Gao","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069625273","display_name":"Xiangqing He","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangqing He","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","[Inst. of Microelectronics, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"[Inst. of Microelectronics, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044634325"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.71822299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9158945679664612},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8694344758987427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7419032454490662},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48068198561668396},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4701267182826996},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4682416021823883},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37822672724723816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3603709936141968},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1583445966243744},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14379703998565674},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.13514477014541626}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9158945679664612},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8694344758987427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7419032454490662},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48068198561668396},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4701267182826996},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4682416021823883},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37822672724723816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3603709936141968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1583445966243744},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14379703998565674},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.13514477014541626}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2126287916","https://openalex.org/W2129155426"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W1976168335"],"abstract_inverted_index":{"A":[0,42],"highly":[1],"flexible":[2],"design":[3,45,72],"methodology":[4],"of":[5,47,66],"Static":[6],"Random":[7],"Access":[8],"Memory":[9],"(SRAM)":[10],"compiler":[11,29,48,77],"platform":[12],"is":[13,49,78],"proposed":[14],"in":[15,80],"this":[16,19],"paper.":[17],"With":[18],"method,":[20],"a":[21,74],"65nm":[22,81],"CMOS":[23],"embedded":[24],"low":[25],"power":[26],"single-port":[27],"SRAM":[28,35,76],"which":[30,51],"can":[31,52],"generate":[32],"the":[33,64,71],"whole":[34],"IP":[36],"module":[37],"files":[38],"has":[39],"been":[40],"developed.":[41],"reconfigurable":[43],"semiautomatic":[44],"flow":[46],"obtained,":[50],"be":[53,60],"fit":[54],"for":[55],"any":[56],"regular":[57],"circuits":[58],"and":[59],"more":[61],"self-adaptive":[62],"to":[63,70],"migration":[65],"technology":[67],"nodes.":[68],"According":[69],"flow,":[73],"dual-port":[75],"produced":[79],"process.":[82]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}