{"id":"https://openalex.org/W2014502122","doi":"https://doi.org/10.1109/ddecs.2010.5491795","title":"Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits","display_name":"Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2014502122","doi":"https://doi.org/10.1109/ddecs.2010.5491795","mag":"2014502122"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491795","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080484543","display_name":"Zheng Xie","orcid":"https://orcid.org/0000-0001-8649-6235"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Zheng Xie","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","School of Computer Science, The University of Manchester, Manchester, M13 9PL, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester, M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108438304","display_name":"Doug Edwards","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Doug Edwards","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","School of Computer Science, The University of Manchester, Manchester, M13 9PL, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester, M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080484543"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.5882,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71144088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.7717858552932739},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7033371925354004},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.653283953666687},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.640720784664154},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6122562289237976},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5231679081916809},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5168653130531311},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4846004247665405},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4724816679954529},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.45851752161979675},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4104313254356384},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4011901021003723},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3849049210548401},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19027814269065857},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18680864572525024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16574165225028992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13463819026947021},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11957472562789917},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.11796167492866516},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11251634359359741}],"concepts":[{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.7717858552932739},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7033371925354004},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.653283953666687},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.640720784664154},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6122562289237976},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5231679081916809},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5168653130531311},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4846004247665405},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4724816679954529},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.45851752161979675},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4104313254356384},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4011901021003723},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3849049210548401},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19027814269065857},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18680864572525024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16574165225028992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13463819026947021},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11957472562789917},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.11796167492866516},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11251634359359741},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ddecs.2010.5491795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491795","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/71a024bc-79aa-4206-92d3-e4e26dc30ad5","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/71a024bc-79aa-4206-92d3-e4e26dc30ad5","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Xie, Z & Edwards, D 2010, Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits. in Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010|Proc. IEEE Symp. Des. Diagn. Electron. Circuits Syst., DDECS. IEEE, USA, pp. 161-166, 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010, Vienna, 1/07/10. https://doi.org/10.1109/DDECS.2010.5491795","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.674.500","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.674.500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/ZXie_DDECS10.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:publications/71a024bc-79aa-4206-92d3-e4e26dc30ad5","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/computation-reduction-for-statistical-analysis-of-the-effect-of-nanocmos-variability-on-asynchronous-circuits(71a024bc-79aa-4206-92d3-e4e26dc30ad5).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Xie, Z & Edwards, D 2010, Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits. in Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010|Proc. IEEE Symp. Des. Diagn. Electron. Circuits Syst., DDECS. IEEE, USA, pp. 161-166, 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010, Vienna, 1/07/10. https://doi.org/10.1109/DDECS.2010.5491795","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2353095765","display_name":null,"funder_award_id":"EP/E001947/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1980620433","https://openalex.org/W2091845619","https://openalex.org/W2097133954","https://openalex.org/W2102279524","https://openalex.org/W2103793078","https://openalex.org/W2132421515","https://openalex.org/W2145199392","https://openalex.org/W2161648718","https://openalex.org/W2487142227","https://openalex.org/W3146202403","https://openalex.org/W4232904678"],"related_works":["https://openalex.org/W2383170059","https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W3094139610","https://openalex.org/W2187164010","https://openalex.org/W2120480196","https://openalex.org/W4312516786","https://openalex.org/W2138474603","https://openalex.org/W2146990170","https://openalex.org/W2395791255"],"abstract_inverted_index":{"The":[0,58,101,139],"intrinsic":[1],"atomistic":[2],"variability":[3],"of":[4,38,48,76,94,103,114,118,128],"nano-scale":[5],"integrated":[6],"circuit":[7,17],"(IC)":[8],"technology":[9],"must":[10],"be":[11],"taken":[12],"into":[13],"account":[14],"when":[15],"analyzing":[16],"designs":[18],"to":[19,30,53,89,131],"predict":[20],"likely":[21],"yield.":[22],"Monte":[23],"Carlo":[24],"(MC)":[25],"based":[26],"statistical":[27],"techniques":[28],"aim":[29],"do":[31],"this":[32,122],"by":[33,83,145,153],"analysing":[34,155],"many":[35],"randomized":[36],"copies":[37],"the":[39,45,77,91,116,119,136,146],"circuit.":[40],"A":[41],"major":[42],"problem":[43],"is":[44,87,109,123,151],"computational":[46,92,137],"cost":[47],"carrying":[49],"out":[50],"sufficient":[51],"analyses":[52,60],"produce":[54],"statistically":[55,154],"reliable":[56],"results.":[57],"MC":[59,95,149],"required":[61,71,97],"for":[62,72,98],"asynchronous":[63,99],"circuits":[64,74],"are":[65,69],"more":[66,78,147],"difficult":[67],"than":[68],"generally":[70],"clocked":[73],"because":[75],"complex":[79],"timing":[80],"patterns":[81],"created":[82],"handshaking":[84,158],"mechanisms.":[85],"It":[86],"important":[88],"reduce":[90],"complexity":[93],"analysis":[96,150],"circuits.":[100,159],"use":[102],"`Statistical":[104,129],"Behavioural":[105],"Circuit":[106],"Blocks":[107],"(SBCB)'":[108],"investigated":[110],"as":[111],"a":[112],"means":[113],"reducing":[115],"dimensionality":[117],"analysis,":[120],"and":[121],"combined":[124],"with":[125],"an":[126],"implementation":[127],"Blockade'":[130],"achieve":[132],"significant":[133],"reduction":[134,140],"in":[135,141],"costs.":[138],"computation":[142],"time":[143],"achieved":[144],"efficient":[148],"illustrated":[152],"several":[156],"simple":[157]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}