{"id":"https://openalex.org/W1995224851","doi":"https://doi.org/10.1109/ddecs.2010.5491793","title":"Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs","display_name":"Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W1995224851","doi":"https://doi.org/10.1109/ddecs.2010.5491793","mag":"1995224851"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083343772","display_name":"Martin Straka","orcid":"https://orcid.org/0000-0002-2207-0160"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Martin Straka","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bozetechova 2, Brno 612 66, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bozetechova 2, Brno 612 66, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045187923","display_name":"Jan Kastil","orcid":"https://orcid.org/0009-0007-2327-3270"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Kastil","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bozetechova 2, Brno 612 66, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bozetechova 2, Brno 612 66, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040514508","display_name":"Zden\u011bk Kot\u00e1sek","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zdenek Kotasek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bozetechova 2, Brno 612 66, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bozetechova 2, Brno 612 66, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.531,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92670635,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9596521258354187},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.735123872756958},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7041147947311401},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6996741890907288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.690066933631897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6570722460746765},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6208963990211487},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5065456628799438},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4279903471469879},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.276358962059021},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06749922037124634}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9596521258354187},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.735123872756958},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7041147947311401},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6996741890907288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.690066933631897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6570722460746765},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6208963990211487},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5065456628799438},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4279903471469879},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.276358962059021},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06749922037124634}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321006","display_name":"Grantov\u00e1 Agentura \u010cesk\u00e9 Republiky","ror":"https://ror.org/01pv73b02"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1993237560","https://openalex.org/W2086054919","https://openalex.org/W2089867029","https://openalex.org/W2124091717","https://openalex.org/W2133678523","https://openalex.org/W2137969537","https://openalex.org/W2138993050","https://openalex.org/W2142947543","https://openalex.org/W2145767761","https://openalex.org/W2171311711","https://openalex.org/W2980260487"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2130594209","https://openalex.org/W1836055744"],"abstract_inverted_index":{"Activities":[0],"which":[1,51],"aim":[2],"at":[3],"developing":[4],"a":[5],"methodology":[6],"of":[7,19,55,65,76,111],"fault":[8,27,66,83],"tolerant":[9,28,67,84],"systems":[10],"design":[11,86],"into":[12,69],"FPGA":[13],"platforms":[14],"are":[15,22,59,87,92],"presented.":[16],"Basic":[17],"principles":[18],"partial":[20,33,70,77],"reconfiguration":[21,35,53,79],"described":[23],"together":[24],"with":[25,94,106],"the":[26,32,56,102],"architectures":[29,44,68,91],"based":[30],"on":[31,101],"dynamic":[34,78],"and":[36,73,97],"triple":[37],"modular":[38],"redundancy":[39],"or":[40],"duplex":[41],"system.":[42],"Several":[43],"using":[45],"online":[46],"checkers":[47],"for":[48,108],"error":[49],"detection":[50],"initiates":[52],"process":[54],"faulty":[57],"unit":[58],"introduced":[60],"as":[61],"well.":[62],"The":[63],"modification":[64],"reconfigurable":[71],"modules":[72],"main":[74],"advantages":[75],"when":[80],"used":[81],"in":[82],"system":[85],"demonstrated.":[88],"All":[89],"presented":[90],"compared":[93],"each":[95],"other":[96],"proven":[98],"fully":[99],"functional":[100],"ML506":[103],"development":[104],"board":[105],"Virtex5":[107],"different":[109],"types":[110],"RTL":[112],"digital":[113],"components.":[114]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}