{"id":"https://openalex.org/W2088422761","doi":"https://doi.org/10.1109/ddecs.2010.5491784","title":"How to reduce size of a signature-based diagnostic dictionary used for testing of connections","display_name":"How to reduce size of a signature-based diagnostic dictionary used for testing of connections","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2088422761","doi":"https://doi.org/10.1109/ddecs.2010.5491784","mag":"2088422761"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057191451","display_name":"Tomasz Garbolino","orcid":"https://orcid.org/0000-0002-3682-2220"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Garbolino Tomasz","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Institute of Electronics, Silesian University of Technology, Gliwice, POLAND"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064755640","display_name":"K. Gucwa","orcid":null},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Gucwa Krzysztof","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Institute of Electronics, Silesian University of Technology, Gliwice, POLAND"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050487049","display_name":"A. H\u0142awiczka","orcid":null},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Hlawiczka Andrzej","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Institute of Electronics, Silesian University of Technology, Gliwice, POLAND"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057191451"],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73383444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.692307710647583},{"id":"https://openalex.org/keywords/multiplicity","display_name":"Multiplicity (mathematics)","score":0.6024396419525146},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.5945062041282654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5730912089347839},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.521577775478363},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5178627967834473},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4845546782016754},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4446481466293335},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42116492986679077},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.34828054904937744},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.2958945035934448},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2893907427787781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18163037300109863},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1307624876499176}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.692307710647583},{"id":"https://openalex.org/C156004811","wikidata":"https://www.wikidata.org/wiki/Q2228257","display_name":"Multiplicity (mathematics)","level":2,"score":0.6024396419525146},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.5945062041282654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5730912089347839},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.521577775478363},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5178627967834473},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4845546782016754},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4446481466293335},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42116492986679077},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34828054904937744},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.2958945035934448},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2893907427787781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18163037300109863},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1307624876499176},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1573161323","https://openalex.org/W1648428504","https://openalex.org/W1924406256","https://openalex.org/W2028504835","https://openalex.org/W2097977713","https://openalex.org/W2106433082","https://openalex.org/W2112304880","https://openalex.org/W2124926789","https://openalex.org/W2132095698","https://openalex.org/W2150153665","https://openalex.org/W4231486519","https://openalex.org/W4242674290","https://openalex.org/W6634351310"],"related_works":["https://openalex.org/W2170835736","https://openalex.org/W2136951893","https://openalex.org/W2131682040","https://openalex.org/W4382052476","https://openalex.org/W3008380518","https://openalex.org/W2119351822","https://openalex.org/W2154421641","https://openalex.org/W2033960698","https://openalex.org/W2107463329","https://openalex.org/W2117673729"],"abstract_inverted_index":{"The":[0,34,51,154,193],"paper":[1],"presents":[2],"a":[3,10,37,40,60,106],"novel":[4],"method":[5,252],"for":[6,65,167,262],"size":[7,82,203],"reduction":[8,224],"of":[9,19,28,39,54,59,69,83,95,101,112,135,151,171,179,185,204,225,228,242,260,269,274],"signature-based":[11,206],"diagnostic":[12,85,207],"dictionary":[13,86,208,234],"that":[14,109,209],"is":[15,141,210],"used":[16],"in":[17,24,72,89],"testing":[18,66],"static":[20],"and":[21,67,99,190,214,256],"delay":[22,191],"faults":[23,70,157,176,261,275],"connections":[25,48,96],"by":[26,124,143,222,232,238,245],"means":[27],"specific":[29],"Interconnect":[30],"BIST":[31],"(IBIST)":[32],"structure.":[33],"IBIST":[35],"has":[36,196],"form":[38],"ring":[41],"register":[42,147],"R-LFSR":[43,63,146],"which":[44],"feedback":[45],"lines":[46,189],"constitute":[47],"under":[49,97],"test.":[50],"previous":[52],"studies":[53],"the":[55,75,84,93,102,126,133,159,172,175,205,216,226,233,240,243,249,263,267,272],"authors":[56],"assumed":[57],"implementation":[58],"single":[61],"2n-bit":[62],"structure":[64],"diagnosis":[68],"occurring":[71],"buses":[73],"with":[74,91,132,148,158,266],"width":[76,134,268],"n":[77],"\u2264":[78],"32":[79],"bits.":[80,153],"As":[81],"rapidly":[87],"grows":[88],"pace":[90],"both":[92],"number":[94,227],"test":[98],"increase":[100],"fault-multiplicity,":[103],"it":[104,198],"was":[105,220],"significant":[107],"drawback":[108],"hindered":[110],"examination":[111],"very":[113],"wide":[114],"buses.":[115],"This":[116],"study":[117,155],"proposes":[118],"how":[119],"to":[120,200,212,254],"solve":[121],"this":[122],"problem":[123],"splitting":[125],"n-bit":[127],"bus":[128,265],"into":[129],"b":[130,246,282],"fragments":[131],"k":[136],"bits":[137],"each.":[138],"Every":[139],"fragment":[140,170],"tested":[142],"an":[144],"independent":[145],"its":[149],"length":[150,241],"2k":[152],"assumes":[156],"maximum":[160],"fault-multiplicity":[161],"r":[162,283],"<inf":[163,284],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[164,285],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">max</inf>":[165,286],"=3":[166],"each":[168],"k-bit":[169],"bus,":[173],"where":[174,271],"present":[177],"combinations":[178],"stuck-at":[180],"0/1,":[181],"AND":[182],"/OR":[183],"shorts":[184],"two":[186],"or":[187],"three":[188],"faults.":[192,218],"proposed":[194],"approach":[195],"made":[197],"possible":[199],"significantly":[201],"reduce":[202],"necessary":[211],"locate":[213,255],"identify":[215,257],"mentioned":[217],"It":[219],"achieved":[221],"substantial":[223,258],"signature":[229],"entries":[230],"covered":[231],"as":[235,237,279,281],"well":[236],"shortening":[239],"signatures":[244],"times.":[247],"Moreover,":[248],"newly":[250],"developed":[251],"enables":[253],"part":[259],"entire":[264],"n,":[270],"multiplicity":[273],"can":[276],"be":[277],"even":[278],"high":[280],".":[287]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}