{"id":"https://openalex.org/W2117894319","doi":"https://doi.org/10.1109/ddecs.2010.5491776","title":"Enhancing pipelined processor architectures with fast autonomous recovery of transient faults","display_name":"Enhancing pipelined processor architectures with fast autonomous recovery of transient faults","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2117894319","doi":"https://doi.org/10.1109/ddecs.2010.5491776","mag":"2117894319"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108509463","display_name":"M. Jeitler","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Marcus Jeitler","raw_affiliation_strings":["Institute of Computer Engineering, University of Technology, Vienna, Vienna, Austria","[Institute of Computer Engineering, Vienna University of Technology, Vienna, Austria]"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"[Institute of Computer Engineering, Vienna University of Technology, Vienna, Austria]","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077997647","display_name":"Jakob Lechner","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Jakob Lechner","raw_affiliation_strings":["Institute of Computer Engineering, University of Technology, Vienna, Vienna, Austria","[Institute of Computer Engineering, Vienna University of Technology, Vienna, Austria]"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"[Institute of Computer Engineering, Vienna University of Technology, Vienna, Austria]","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["Institute of Computer Engineering, University of Technology, Vienna, Vienna, Austria","[Institute of Computer Engineering, Vienna University of Technology, Vienna, Austria]"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"[Institute of Computer Engineering, Vienna University of Technology, Vienna, Austria]","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108509463"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15674274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8345050811767578},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7498278617858887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7219182252883911},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6937704682350159},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.6114572286605835},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5985894799232483},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5896325707435608},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5572707653045654},{"id":"https://openalex.org/keywords/aerospace","display_name":"Aerospace","score":0.5061778426170349},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4946539103984833},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.45181870460510254},{"id":"https://openalex.org/keywords/software-fault-tolerance","display_name":"Software fault tolerance","score":0.4317367374897003},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3791971802711487},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34309494495391846},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15490296483039856},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1245260238647461},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.118807852268219},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10799592733383179},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.0856994092464447}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8345050811767578},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7498278617858887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7219182252883911},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6937704682350159},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.6114572286605835},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5985894799232483},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5896325707435608},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5572707653045654},{"id":"https://openalex.org/C167740415","wikidata":"https://www.wikidata.org/wiki/Q2876213","display_name":"Aerospace","level":2,"score":0.5061778426170349},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4946539103984833},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.45181870460510254},{"id":"https://openalex.org/C50712370","wikidata":"https://www.wikidata.org/wiki/Q4269346","display_name":"Software fault tolerance","level":3,"score":0.4317367374897003},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3791971802711487},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34309494495391846},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15490296483039856},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1245260238647461},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.118807852268219},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10799592733383179},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0856994092464447},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W141121412","https://openalex.org/W1541483005","https://openalex.org/W1560249771","https://openalex.org/W2017521824","https://openalex.org/W2111613419","https://openalex.org/W2115753002","https://openalex.org/W2119987561","https://openalex.org/W2130054779","https://openalex.org/W2145064068","https://openalex.org/W2152652532","https://openalex.org/W2157159430","https://openalex.org/W2163094833","https://openalex.org/W3088929150","https://openalex.org/W4250859042","https://openalex.org/W4299334827","https://openalex.org/W4299639710","https://openalex.org/W6632410504","https://openalex.org/W6783715638"],"related_works":["https://openalex.org/W2774892589","https://openalex.org/W2103295733","https://openalex.org/W2971479921","https://openalex.org/W2074386368","https://openalex.org/W3145923041","https://openalex.org/W2946906624","https://openalex.org/W841176518","https://openalex.org/W2101077206","https://openalex.org/W2157727563","https://openalex.org/W2470343202"],"abstract_inverted_index":{"Recent":[0],"technology":[1,45],"trends":[2],"have":[3],"made":[4],"radiation-induced":[5],"soft":[6,31],"errors":[7],"a":[8,16,76],"growing":[9],"threat":[10],"to":[11,21,28,42,95],"the":[12,22,26,70,80,91,99],"reliability":[13],"of":[14,72],"microprocessors,":[15],"problem":[17],"previously":[18],"only":[19],"known":[20],"aerospace":[23],"industry.":[24],"Therefore,":[25],"ability":[27],"handle":[29],"higher":[30],"error":[32],"rates":[33],"in":[34,40],"modern":[35],"processor":[36],"architectures":[37],"is":[38,78,82,87,101,111],"essential":[39],"order":[41],"allow":[43],"further":[44],"scaling.":[46],"This":[47],"paper":[48],"presents":[49],"an":[50],"efficient":[51],"fault-tolerance":[52],"method":[53],"for":[54],"pipeline-based":[55],"processors":[56],"using":[57],"temporal":[58],"redundancy.":[59],"Instructions":[60],"are":[61],"executed":[62],"twice":[63],"at":[64,103],"each":[65],"pipeline":[66,92],"stage,":[67],"which":[68],"allows":[69],"detection":[71],"transient":[73],"faults.":[74],"Once":[75],"fault":[77,100],"detected":[79],"execution":[81],"stopped":[83],"immediately":[84],"and":[85,106],"recovery":[86],"implicitly":[88],"performed":[89],"within":[90],"stages.":[93],"Due":[94],"this":[96],"fast":[97],"reaction":[98],"contained":[102],"its":[104],"origin":[105],"no":[107],"expensive":[108],"rollback":[109],"operation":[110],"required":[112],"later":[113],"on.":[114]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}