{"id":"https://openalex.org/W2079458633","doi":"https://doi.org/10.1109/ddecs.2010.5491767","title":"A hardware accelerated framework for the generation of design validation programs for SMT processors","display_name":"A hardware accelerated framework for the generation of design validation programs for SMT processors","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2079458633","doi":"https://doi.org/10.1109/ddecs.2010.5491767","mag":"2079458633"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006622079","display_name":"D. Ravotto","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Ravotto","raw_affiliation_strings":["Politecnico di Torino \u2013 Dipartimento di Automatica e Informatica, Torino, Italy",", Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino \u2013 Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":", Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Politecnico di Torino \u2013 Dipartimento di Automatica e Informatica, Torino, Italy",", Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino \u2013 Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":", Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino \u2013 Dipartimento di Automatica e Informatica, Torino, Italy",", Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino \u2013 Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":", Politecnico di Torino, Dipartimento di Automatica e Informatica, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006622079"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13896116,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"289","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.88782799243927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8599551916122437},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6177340149879456},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5625938177108765},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5565450191497803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5302490592002869},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5246617794036865},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5246034860610962},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41977664828300476},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24123969674110413},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2032548189163208}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.88782799243927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8599551916122437},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6177340149879456},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5625938177108765},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5565450191497803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5302490592002869},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5246617794036865},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5246034860610962},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41977664828300476},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24123969674110413},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2032548189163208},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W28273498","https://openalex.org/W1494164631","https://openalex.org/W1650901103","https://openalex.org/W2123783298","https://openalex.org/W2127680144","https://openalex.org/W2136357775","https://openalex.org/W2137819273","https://openalex.org/W2155341425","https://openalex.org/W4241489105","https://openalex.org/W4285719527","https://openalex.org/W6629381633"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2001552871","https://openalex.org/W1996306926","https://openalex.org/W1974143443"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"an":[5,29,44],"innovative":[6],"emulation-based":[7],"framework":[8,27,107],"for":[9,53,61],"the":[10,25,36,77,89,105],"generation":[11,55,83],"of":[12,24,51],"test":[13],"programs":[14],"oriented":[15],"to":[16,32,75,87],"SMT":[17,62],"microprocessor":[18],"validation.":[19],"The":[20],"two":[21],"major":[22],"characteristics":[23],"proposed":[26,106],"are":[28,73],"effective":[30],"method":[31],"gather":[33],"information":[34,52],"about":[35],"processor":[37],"internal":[38],"status":[39],"via":[40],"its":[41],"emulation,":[42],"and":[43,117],"efficient":[45],"algorithm":[46],"which":[47,57],"exploits":[48],"these":[49],"pieces":[50],"a":[54,81,95],"process":[56,84],"is":[58,85],"particularly":[59],"suited":[60],"processors.":[63],"Performance":[64],"counters":[65],"(PCs)":[66],"as":[67,69],"well":[68],"ad":[70],"hoc":[71],"registers":[72],"used":[74],"achieve":[76,88,109],"former":[78],"result,":[79],"while":[80],"feedback-based":[82],"devised":[86],"latter.":[90],"Experimental":[91],"results":[92,112],"gathered":[93],"on":[94],"real":[96],"complex":[97],"design":[98],"(the":[99],"OpenSPARC\u2122":[100],"T1":[101],"core)":[102],"show":[103],"that":[104],"can":[108],"high":[110],"quality":[111],"with":[113],"acceptable":[114],"CPU":[115],"time":[116],"human":[118],"effort":[119],"requirements.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}