{"id":"https://openalex.org/W2001084275","doi":"https://doi.org/10.1109/ddecs.2010.5491752","title":"Constraint-based test pattern generation at the Register-Transfer Level","display_name":"Constraint-based test pattern generation at the Register-Transfer Level","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2001084275","doi":"https://doi.org/10.1109/ddecs.2010.5491752","mag":"2001084275"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047465287","display_name":"Taavi Viilukas","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Taavi Viilukas","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103704962","display_name":"Anna Krivenko","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Anna Krivenko","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Raja 15, 12618, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":null,"first_page":"352","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.696317195892334},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6954792141914368},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6215635538101196},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.47626134753227234},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45529937744140625},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4491010010242462},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4399823248386383},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4320610463619232},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.41993993520736694},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33294808864593506},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3259311020374298},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.308085560798645},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2337401807308197},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16979479789733887},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12960049510002136}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.696317195892334},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6954792141914368},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6215635538101196},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.47626134753227234},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45529937744140625},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4491010010242462},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4399823248386383},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4320610463619232},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.41993993520736694},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33294808864593506},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3259311020374298},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.308085560798645},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2337401807308197},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16979479789733887},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12960049510002136},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324120","display_name":"Universit\u00e0 degli Studi di Verona","ror":"https://ror.org/039bp8j42"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W200363527","https://openalex.org/W1539901529","https://openalex.org/W1567413682","https://openalex.org/W1972289445","https://openalex.org/W2098076619","https://openalex.org/W2103376470","https://openalex.org/W2118623093","https://openalex.org/W2121331887","https://openalex.org/W2125618072","https://openalex.org/W2127005882","https://openalex.org/W2130554687","https://openalex.org/W2132086613","https://openalex.org/W2133269209","https://openalex.org/W2135931142","https://openalex.org/W2137246866","https://openalex.org/W2140546147","https://openalex.org/W2143744297","https://openalex.org/W2152889194","https://openalex.org/W4230587734","https://openalex.org/W4247997646"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"The":[0,15],"paper":[1],"introduces":[2],"a":[3,23,27,42],"novel":[4],"constraint-based":[5],"automated":[6],"test":[7,18,35],"pattern":[8],"generator":[9],"for":[10,33,49,76],"Register-Transfer":[11],"Level":[12],"(RTL)":[13],"designs.":[14],"tool":[16],"combines":[17],"path":[19],"constraint":[20,24,43],"activation":[21],"with":[22,79],"solver.":[25],"First,":[26],"deterministic":[28,63],"algorithm":[29],"that":[30,60],"extracts":[31],"constraints":[32],"activating":[34],"paths":[36],"at":[37],"RTL":[38],"is":[39,47],"applied.":[40],"Subsequently,":[41],"solving":[44],"package":[45],"ECLiPSe":[46],"used":[48],"assembling":[50],"the":[51,61],"tests.":[52],"Experiments":[53],"on":[54],"ITC99":[55],"and":[56],"HLSynth92/95":[57],"benchmarks":[58],"show":[59],"proposed":[62],"method":[64],"offers":[65],"short":[66],"run":[67],"times.":[68],"In":[69],"particular,":[70],"it":[71],"provides":[72],"increased":[73],"fault":[74],"coverage":[75],"hard-to-test":[77],"designs":[78],"respect":[80],"to":[81],"earlier,":[82],"semiformal,":[83],"approaches.":[84]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}