{"id":"https://openalex.org/W2145413322","doi":"https://doi.org/10.1109/ddecs.2009.5012134","title":"Forward and backward guarding in early output logic","display_name":"Forward and backward guarding in early output logic","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2145413322","doi":"https://doi.org/10.1109/ddecs.2009.5012134","mag":"2145413322"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046793634","display_name":"Charlie Brej","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Charlie Brej","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","School of Computer Science, The University of Manchester, Oxford Road, M13 9PL, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Oxford Road, M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108438304","display_name":"Doug Edwards","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Doug Edwards","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","School of Computer Science, The University of Manchester, Oxford Road, M13 9PL, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Oxford Road, M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.4506,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81071597,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":null,"first_page":"226","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8119831085205078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7724071741104126},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7684926986694336},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6203950047492981},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5621178150177002},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5310953855514526},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4885931611061096},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.45451661944389343},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44516557455062866},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35618507862091064},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23628020286560059},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13386350870132446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11378657817840576},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09887030720710754},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09772077202796936},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09203889966011047}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8119831085205078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7724071741104126},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7684926986694336},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6203950047492981},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5621178150177002},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5310953855514526},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4885931611061096},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.45451661944389343},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44516557455062866},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35618507862091064},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23628020286560059},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13386350870132446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11378657817840576},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09887030720710754},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09772077202796936},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09203889966011047},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/ddecs.2009.5012134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.664.3799","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.664.3799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://brej.org/papers/ddecs.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.685.1775","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.685.1775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/CB_DDECS09.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/615460cd-139e-46f3-8849-6916d6b372fe","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/615460cd-139e-46f3-8849-6916d6b372fe","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Brej, C & Edwards, D 2009, Forward and backward guarding in Early output logic. in Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009|Proc. IEEE Symp. Des. Diagn. Electron. Circuits Syst., DDECS. IEEE Computer Society , pp. 226-229, 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009, Liberec, 1/07/09. https://doi.org/10.1109/DDECS.2009.5012134","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/615460cd-139e-46f3-8849-6916d6b372fe","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/forward-and-backward-guarding-in-early-output-logic(615460cd-139e-46f3-8849-6916d6b372fe).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Brej, C & Edwards, D 2009, Forward and backward guarding in Early output logic. in Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009|Proc. IEEE Symp. Des. Diagn. Electron. Circuits Syst., DDECS. IEEE Computer Society , pp. 226-229, 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009, Liberec, 1/07/09. https://doi.org/10.1109/DDECS.2009.5012134","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G661603445","display_name":null,"funder_award_id":"EP/D052238/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2073076521","https://openalex.org/W2088643059","https://openalex.org/W2130630281","https://openalex.org/W2134829921","https://openalex.org/W2145413322","https://openalex.org/W2154582989","https://openalex.org/W2154731373","https://openalex.org/W2911717499","https://openalex.org/W4256596352","https://openalex.org/W6959776666","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2358223609","https://openalex.org/W2371073331","https://openalex.org/W2059422871","https://openalex.org/W1966764473","https://openalex.org/W2243536805","https://openalex.org/W2356140560","https://openalex.org/W2370649629","https://openalex.org/W2150009275","https://openalex.org/W2770841929","https://openalex.org/W2152365648"],"abstract_inverted_index":{"Quasi":[0],"Delay":[1],"Insensitive":[2],"asynchronous":[3],"logic":[4,33],"is":[5,34,64,84],"a":[6,35,60,69],"very":[7,28,111],"robust":[8],"system":[9,24],"allowing":[10,79],"safe":[11],"implementations":[12],"while":[13],"requiring":[14],"minimal":[15],"timing":[16],"assumptions.":[17],"Unfortunately":[18],"the":[19,41,93,99,105],"design":[20],"methodologies":[21],"using":[22],"this":[23],"have":[25],"always":[26],"yielded":[27],"slow":[29],"designs.":[30],"Early":[31],"output":[32,58],"method":[36],"which":[37,74],"aims":[38],"to":[39,52,86],"improve":[40],"performance":[42,113],"of":[43,62,72,81,114],"QDI":[44,54,116],"circuits":[45,59],"without":[46],"decreasing":[47],"their":[48],"robustness.":[49],"In":[50],"order":[51],"force":[53],"restrictions":[55],"on":[56],"early":[57],"form":[61,71],"guarding":[63,73],"necessary.":[65],"This":[66,83],"paper":[67],"presents":[68],"new":[70],"allows":[75],"partial":[76],"stage":[77],"completion":[78],"desynchronisation":[80],"inputs.":[82],"shown":[85],"be":[87,103],"highly":[88],"advantageous":[89],"in":[90],"cases":[91],"where":[92],"previous":[94],"style":[95],"performed":[96],"poorly.":[97],"Because":[98],"two":[100],"styles":[101],"can":[102],"mixed,":[104],"designs":[106],"no":[107],"longer":[108],"suffer":[109],"from":[110],"poor":[112],"some":[115],"constructions.":[117]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}