{"id":"https://openalex.org/W2161680368","doi":"https://doi.org/10.1109/ddecs.2009.5012123","title":"Experience in Virtual Testing of RSD cyclic A/D converters","display_name":"Experience in Virtual Testing of RSD cyclic A/D converters","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2161680368","doi":"https://doi.org/10.1109/ddecs.2009.5012123","mag":"2161680368"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048506589","display_name":"Miloslav Kuba\u0159","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Miloslav Kubar","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067965475","display_name":"O. \u0160ubrt","orcid":"https://orcid.org/0000-0002-7773-2782"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Ondrej Subrt","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036308106","display_name":"Pravoslav Mart\u00ednek","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pravoslav Martinek","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042717105","display_name":"J. Jakovenko","orcid":"https://orcid.org/0000-0002-1159-6917"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Jakovenko","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048506589"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18621604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"178","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11236","display_name":"Control Systems and Identification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6073393821716309},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5606746077537537},{"id":"https://openalex.org/keywords/servo","display_name":"Servo","score":0.5061151385307312},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5042656660079956},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5013535022735596},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4809917211532593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45724818110466003},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4333261251449585},{"id":"https://openalex.org/keywords/residual","display_name":"Residual","score":0.42777904868125916},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3307175040245056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2539806067943573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25279974937438965},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20871126651763916},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1645309031009674},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11766567826271057},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08576151728630066}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6073393821716309},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5606746077537537},{"id":"https://openalex.org/C107354338","wikidata":"https://www.wikidata.org/wiki/Q1937153","display_name":"Servo","level":2,"score":0.5061151385307312},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5042656660079956},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5013535022735596},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4809917211532593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45724818110466003},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4333261251449585},{"id":"https://openalex.org/C155512373","wikidata":"https://www.wikidata.org/wiki/Q287450","display_name":"Residual","level":2,"score":0.42777904868125916},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3307175040245056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2539806067943573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25279974937438965},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20871126651763916},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1645309031009674},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11766567826271057},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08576151728630066},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1996409630","https://openalex.org/W2099540622","https://openalex.org/W2152886430","https://openalex.org/W2164165609"],"related_works":["https://openalex.org/W4289538008","https://openalex.org/W3186427148","https://openalex.org/W2138282914","https://openalex.org/W2065850627","https://openalex.org/W2017012638","https://openalex.org/W1966793535","https://openalex.org/W2071885361","https://openalex.org/W1964447062","https://openalex.org/W1978219043","https://openalex.org/W2354856110"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3],"the":[4,25,41,65,77],"ADC":[5,46],"non-linearity":[6],"extraction":[7,43],"using":[8],"a":[9,84],"newly":[10],"developed":[11],"Virtual":[12],"Testing":[13],"Environment":[14],"(VTE).":[15],"The":[16,34],"VTE":[17,79],"proposed":[18,78],"is":[19,38],"built":[20],"on":[21,59],"Verilog-A":[22],"implementation":[23],"of":[24,44,64,76,87],"Servo-Loop":[26,35,56],"unit":[27],"fully":[28],"integrated":[29],"into":[30],"Cadence":[31],"design":[32],"environment.":[33],"method":[36],"used":[37],"aimed":[39],"at":[40],"nonlinearity":[42],"static":[45],"transfer":[47],"curve;":[48],"in":[49,92],"this":[50],"paper,":[51],"we":[52],"prove":[53],"an":[54],"advanced":[55],"version":[57],"focusing":[58],"behavioral":[60,88],"and":[61,89],"transistor-level":[62,90],"example":[63],"Residual":[66],"Signed":[67],"Digit":[68],"(RSD)":[69],"cyclic":[70],"A/D":[71],"converter":[72],"design.":[73],"Powerful":[74],"capabilities":[75],"were":[80],"successfully":[81],"confirmed":[82],"by":[83],"large":[85],"set":[86],"simulations":[91],"Spectre.":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}