{"id":"https://openalex.org/W2144337479","doi":"https://doi.org/10.1109/ddecs.2009.5012107","title":"A symbolic RTL synthesis for LUT-based FPGAs","display_name":"A symbolic RTL synthesis for LUT-based FPGAs","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2144337479","doi":"https://doi.org/10.1109/ddecs.2009.5012107","mag":"2144337479"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059823020","display_name":"Stanis\u0142aw Deniziak","orcid":"https://orcid.org/0000-0002-6812-5227"},"institutions":[{"id":"https://openalex.org/I24881138","display_name":"Cracow University of Technology","ror":"https://ror.org/00pdej676","country_code":"PL","type":"education","lineage":["https://openalex.org/I24881138"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Stanislaw Deniziak","raw_affiliation_strings":["Department of Computer Engineering, Cracow University of Technology, Cracow, Poland","Dept. of Computer Engineering, Cracow University of Technology, Warszawska 24, 31-155, Poland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Cracow University of Technology, Cracow, Poland","institution_ids":["https://openalex.org/I24881138"]},{"raw_affiliation_string":"Dept. of Computer Engineering, Cracow University of Technology, Warszawska 24, 31-155, Poland","institution_ids":["https://openalex.org/I24881138"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039557003","display_name":"M. Wi\u015bniewski","orcid":"https://orcid.org/0000-0001-6795-6216"},"institutions":[{"id":"https://openalex.org/I169109204","display_name":"Kielce University of Technology","ror":"https://ror.org/01zywja13","country_code":"PL","type":"education","lineage":["https://openalex.org/I169109204"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Mariusz Wisniewski","raw_affiliation_strings":["Department of Computer Science, Kielce University of Technology, Kielce, Poland","Dept of Computer Science, Kielce University of Technology, Al. 1000-lecia PP 7, 25-314, Poland#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Kielce University of Technology, Kielce, Poland","institution_ids":["https://openalex.org/I169109204"]},{"raw_affiliation_string":"Dept of Computer Science, Kielce University of Technology, Al. 1000-lecia PP 7, 25-314, Poland#TAB#","institution_ids":["https://openalex.org/I169109204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059823020"],"corresponding_institution_ids":["https://openalex.org/I24881138"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74997533,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8121339082717896},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8091105818748474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7540475726127625},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.4870181679725647},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48423290252685547},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.45613840222358704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45408394932746887},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42640674114227295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36158400774002075},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35474976897239685},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3338199853897095},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33171504735946655},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32145920395851135},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.269910991191864},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25097012519836426},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13960576057434082}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8121339082717896},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8091105818748474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7540475726127625},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.4870181679725647},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48423290252685547},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.45613840222358704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45408394932746887},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42640674114227295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36158400774002075},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35474976897239685},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3338199853897095},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33171504735946655},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32145920395851135},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.269910991191864},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25097012519836426},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13960576057434082},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W137624620","https://openalex.org/W191551858","https://openalex.org/W1544620635","https://openalex.org/W2023578573","https://openalex.org/W2097378880","https://openalex.org/W2102379670","https://openalex.org/W2105972436","https://openalex.org/W2106814045","https://openalex.org/W2122100106","https://openalex.org/W2130682515","https://openalex.org/W2154361513","https://openalex.org/W2154900953","https://openalex.org/W6605534952","https://openalex.org/W6607838976","https://openalex.org/W6632451215"],"related_works":["https://openalex.org/W2157535420","https://openalex.org/W1570722643","https://openalex.org/W2115967254","https://openalex.org/W2891804744","https://openalex.org/W4231267350","https://openalex.org/W2159724425","https://openalex.org/W2117956479","https://openalex.org/W4255564979","https://openalex.org/W2155289750","https://openalex.org/W2053477566"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3],"methodology":[4,68,81],"of":[5,37,65],"symbolic":[6,18,38],"RTL":[7,87],"synthesis,":[8],"for":[9,42],"circuits":[10],"implemented":[11,55],"in":[12,56],"FPGA":[13,57,74],"devices,":[14],"is":[15,32,54,69],"presented.":[16],"First,":[17],"functions":[19,43],"are":[20],"separated":[21],"from":[22],"binary":[23],"and":[24,47],"arithmetic":[25],"ones.":[26],"Next,":[27],"the":[28,51,66,72],"multi-valued":[29,45,48],"logic":[30],"network":[31],"optimized":[33],"using":[34,59],"our":[35,80],"methods":[36],"functional":[39],"decomposition,":[40],"designed":[41],"with":[44],"inputs":[46],"outputs.":[49],"Finally,":[50],"whole":[52],"circuit":[53],"device":[58],"commercially":[60],"available":[61],"tools.":[62,89],"The":[63],"goal":[64],"presented":[67],"to":[70],"minimize":[71],"total":[73],"area.":[75],"Presented":[76],"example":[77],"showed":[78],"that":[79],"gives":[82],"better":[83],"results":[84],"than":[85],"existing":[86],"synthesis":[88]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}