{"id":"https://openalex.org/W2122762499","doi":"https://doi.org/10.1109/ddecs.2009.5012106","title":"Packet header analysis and field extraction for multigigabit networks","display_name":"Packet header analysis and field extraction for multigigabit networks","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W2122762499","doi":"https://doi.org/10.1109/ddecs.2009.5012106","mag":"2122762499"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017997019","display_name":"Petr Kobiersky","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Petr Kobiersky","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bo\u00bfet\u00bfchova 2, 612 66, Czech republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bo\u00bfet\u00bfchova 2, 612 66, Czech republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Brno University of Technology, Bo\u00bfet\u00bfchova 2, 612 66, Czech republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Bo\u00bfet\u00bfchova 2, 612 66, Czech republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085271907","display_name":"Libor Pol\u010d\u00e1k","orcid":"https://orcid.org/0000-0001-9177-3073"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Libor Polcak","raw_affiliation_strings":["CESNET z.s.p.o., Prague, Czech Republic","CESNET, z. s. p. o., Zikova 4, 160 00 Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET z.s.p.o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"CESNET, z. s. p. o., Zikova 4, 160 00 Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017997019"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.74178589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"96","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.9444438219070435},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7943715453147888},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6891597509384155},{"id":"https://openalex.org/keywords/processing-delay","display_name":"Processing delay","score":0.6170040965080261},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6067774295806885},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5485327243804932},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5422033667564392},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5388284921646118},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.5181806683540344},{"id":"https://openalex.org/keywords/packet-analyzer","display_name":"Packet analyzer","score":0.5129930377006531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3744213879108429},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3539241552352905},{"id":"https://openalex.org/keywords/transmission-delay","display_name":"Transmission delay","score":0.2610328495502472},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11668437719345093}],"concepts":[{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.9444438219070435},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7943715453147888},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6891597509384155},{"id":"https://openalex.org/C21434264","wikidata":"https://www.wikidata.org/wiki/Q7247320","display_name":"Processing delay","level":4,"score":0.6170040965080261},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6067774295806885},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5485327243804932},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5422033667564392},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5388284921646118},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.5181806683540344},{"id":"https://openalex.org/C95362637","wikidata":"https://www.wikidata.org/wiki/Q54366","display_name":"Packet analyzer","level":3,"score":0.5129930377006531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3744213879108429},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3539241552352905},{"id":"https://openalex.org/C108921912","wikidata":"https://www.wikidata.org/wiki/Q7834639","display_name":"Transmission delay","level":3,"score":0.2610328495502472},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11668437719345093},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1502477161","https://openalex.org/W1960511147","https://openalex.org/W1997120397","https://openalex.org/W2026164946","https://openalex.org/W2090813717","https://openalex.org/W2111186225","https://openalex.org/W2129206751","https://openalex.org/W2137001401","https://openalex.org/W2160916964"],"related_works":["https://openalex.org/W2161402239","https://openalex.org/W815623786","https://openalex.org/W2138093965","https://openalex.org/W2134432690","https://openalex.org/W2213132214","https://openalex.org/W2757185151","https://openalex.org/W3044578952","https://openalex.org/W2024678421","https://openalex.org/W2045565585","https://openalex.org/W2538602044"],"abstract_inverted_index":{"Packet":[0],"header":[1,6,25,36,91,125],"analysis":[2,37],"and":[3,38,79,100,107],"extraction":[4,40],"of":[5,34,62,65,123],"fields":[7,39,126],"needs":[8],"to":[9,51,83,119],"be":[10],"performed":[11],"in":[12],"all":[13],"network":[14,17,45,55,77],"devices.":[15],"As":[16],"speed":[18,23,108],"is":[19,27,49,93,101],"increasing":[20],"quickly,":[21],"high":[22],"packet":[24,35,90],"processing":[26,92],"required.":[28],"We":[29],"propose":[30],"a":[31],"new":[32],"architecture":[33,48,88],"intended":[41],"for":[42,89,104],"high-speed":[43],"FPGA-based":[44],"applications.":[46],"The":[47,87],"able":[50],"process":[52],"20":[53],"Gbps":[54],"links":[56],"with":[57],"less":[58],"than":[59],"12":[60],"percent":[61],"available":[63],"resources":[64,82],"Virtex":[66],"5":[67],"110":[68],"FPGA.":[69],"Moreover,":[70],"the":[71,121],"presented":[72],"solution":[73,116],"can":[74],"balance":[75],"between":[76],"throughput":[78],"consumed":[80],"hardware":[81],"fit":[84],"application":[85],"needs.":[86],"generated":[94],"from":[95],"standard":[96],"XML":[97],"protocol":[98],"scheme":[99],"strongly":[102],"optimised":[103],"resource":[105],"consumption":[106],"by":[109],"an":[110],"automatic":[111],"HDL":[112],"code":[113],"generator.":[114],"Our":[115],"also":[117],"enables":[118],"change":[120],"set":[122],"extracted":[124],"on-line":[127],"without":[128],"FPGA":[129],"reconfiguration.":[130]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}