{"id":"https://openalex.org/W2167785150","doi":"https://doi.org/10.1109/ddecs.2008.4538803","title":"Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform","display_name":"Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2167785150","doi":"https://doi.org/10.1109/ddecs.2008.4538803","mag":"2167785150"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2008.4538803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067965475","display_name":"O. \u0160ubrt","orcid":"https://orcid.org/0000-0002-7773-2782"},"institutions":[{"id":"https://openalex.org/I151321946","display_name":"Center for Economic Research and Graduate Education \u2013 Economics Institute","ror":"https://ror.org/0362ttz08","country_code":"CZ","type":"education","lineage":["https://openalex.org/I151321946"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Ondrej Subrt","raw_affiliation_strings":["Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I151321946","https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033810607","display_name":"Petr Struhovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I151321946","display_name":"Center for Economic Research and Graduate Education \u2013 Economics Institute","ror":"https://ror.org/0362ttz08","country_code":"CZ","type":"education","lineage":["https://openalex.org/I151321946"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Petr Struhovsky","raw_affiliation_strings":["Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I151321946","https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036308106","display_name":"Pravoslav Mart\u00ednek","orcid":null},"institutions":[{"id":"https://openalex.org/I151321946","display_name":"Center for Economic Research and Graduate Education \u2013 Economics Institute","ror":"https://ror.org/0362ttz08","country_code":"CZ","type":"education","lineage":["https://openalex.org/I151321946"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pravoslav Martinek","raw_affiliation_strings":["Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I151321946","https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047117436","display_name":"Ji\u0159\u00ed Hospodka","orcid":"https://orcid.org/0000-0002-0155-3884"},"institutions":[{"id":"https://openalex.org/I151321946","display_name":"Center for Economic Research and Graduate Education \u2013 Economics Institute","ror":"https://ror.org/0362ttz08","country_code":"CZ","type":"education","lineage":["https://openalex.org/I151321946"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Hospodka","raw_affiliation_strings":["Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, FEE CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I151321946","https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19687195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8318508267402649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7253684997558594},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6716453433036804},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6273238062858582},{"id":"https://openalex.org/keywords/maple","display_name":"Maple","score":0.5749567747116089},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4282425045967102},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40539655089378357},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4000293016433716},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2886527180671692},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1988159418106079},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14709261059761047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10676181316375732},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09229734539985657}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8318508267402649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7253684997558594},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6716453433036804},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6273238062858582},{"id":"https://openalex.org/C2780414537","wikidata":"https://www.wikidata.org/wiki/Q42292","display_name":"Maple","level":2,"score":0.5749567747116089},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4282425045967102},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40539655089378357},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4000293016433716},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2886527180671692},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1988159418106079},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14709261059761047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10676181316375732},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09229734539985657},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2008.4538803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321006","display_name":"Grantov\u00e1 Agentura \u010cesk\u00e9 Republiky","ror":"https://ror.org/01pv73b02"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2004626219","https://openalex.org/W2084128131","https://openalex.org/W2152886430","https://openalex.org/W2187548090"],"related_works":["https://openalex.org/W3008027610","https://openalex.org/W2619973341","https://openalex.org/W4300811723","https://openalex.org/W2210259036","https://openalex.org/W2019433297","https://openalex.org/W2970670716","https://openalex.org/W4249171332","https://openalex.org/W2522483390","https://openalex.org/W650945805","https://openalex.org/W4312121077"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3,89,111],"the":[4,20,25,28,35,48,54,62,73,81,117,124],"implementation":[5],"issues":[6],"of":[7,16,41,61,67,97,108],"building":[8,125],"Virtual":[9],"Testing":[10],"Environment":[11],"(VTE)":[12],"for":[13,92],"performance":[14,96],"extraction":[15],"A/D":[17],"converters.":[18],"Here,":[19],"term":[21],"\"virtual\"":[22],"implies":[23],"to":[24,46,123,130,134],"fact":[26],"that":[27],"ADC":[29,43,49,114],"testing":[30],"is":[31,84,101,121],"done":[32],"yet":[33],"in":[34,53,86],"circuit":[36,56,93],"design":[37],"on":[38,137],"a":[39,119],"base":[40],"an":[42,112],"model":[44],"capable":[45,133],"capture":[47],"error":[50],"sources":[51],"occurring":[52],"integrated":[55],"structure.":[57],"The":[58,95],"first":[59,74],"part":[60],"contribution":[63],"concerns":[64],"significant":[65],"properties":[66],"two":[68],"proposed":[69],"VTE":[70,99,132],"algorithm":[71],"implementations,":[72],"one":[75],"employing":[76],"Verilog-A":[77,138],"behavioral":[78],"module":[79],"and":[80,105,139],"second":[82],"which":[83,127],"created":[85],"Maple":[87,140],"environment":[88],"built-in":[90],"libraries":[91],"analysis.":[94],"both":[98,136],"implementations":[100],"evaluated":[102],"at":[103],"system-level":[104],"by":[106],"simulation":[107],"residual":[109],"non-linearity":[110],"ideal":[113],"model.":[115],"Throughout":[116],"article,":[118],"stress":[120],"given":[122],"procedure":[126],"was":[128],"necessary":[129],"create":[131],"work":[135],"platform.":[141]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}