{"id":"https://openalex.org/W2124346224","doi":"https://doi.org/10.1109/ddecs.2008.4538783","title":"A Partial Scan Based Test Generation for Asynchronous Circuits","display_name":"A Partial Scan Based Test Generation for Asynchronous Circuits","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2124346224","doi":"https://doi.org/10.1109/ddecs.2008.4538783","mag":"2124346224"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2008.4538783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076654998","display_name":"Dilip Vasudevan","orcid":"https://orcid.org/0000-0003-0931-309X"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D.P. Vasudevan","raw_affiliation_strings":["ICSA, School of Informatics, University of Edinburgh, UK","Sch. of Inf., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICSA, School of Informatics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Inf., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039317978","display_name":"Aristides Efthymiou","orcid":"https://orcid.org/0000-0002-2472-982X"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Efthymiou","raw_affiliation_strings":["ICSA, School of Informatics, University of Edinburgh, UK","Sch. of Inf., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICSA, School of Informatics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Inf., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10939035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8350710868835449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588395476341248},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7302004098892212},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.684636652469635},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6470816135406494},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5987986922264099},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5512793064117432},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5149324536323547},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4870891571044922},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4766155779361725},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4394163191318512},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41596028208732605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3203580975532532},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3202712833881378},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.306196928024292},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2945614457130432},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29370391368865967},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2770892381668091},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24611198902130127},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1449185609817505},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08547070622444153}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8350710868835449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588395476341248},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7302004098892212},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.684636652469635},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6470816135406494},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5987986922264099},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5512793064117432},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5149324536323547},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4870891571044922},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4766155779361725},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4394163191318512},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41596028208732605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3203580975532532},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3202712833881378},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.306196928024292},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2945614457130432},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29370391368865967},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2770892381668091},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24611198902130127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1449185609817505},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08547070622444153},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2008.4538783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1599120076","https://openalex.org/W1765538419","https://openalex.org/W2079389379","https://openalex.org/W2106412869","https://openalex.org/W2160162958","https://openalex.org/W2160823654","https://openalex.org/W3141112769","https://openalex.org/W6637799165","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W2074302528","https://openalex.org/W2092894550","https://openalex.org/W2019719714","https://openalex.org/W2105463797","https://openalex.org/W4233954302"],"abstract_inverted_index":{"Test":[0],"Generation":[1],"for":[2,83,122],"asynchronous":[3,25,60,84],"circuit":[4,114,121],"is":[5,52,115],"a":[6,15,43,68,78,119],"hard":[7],"problem":[8],"mainly":[9],"due":[10],"to":[11,28,63,94,108,117,139],"the":[12,96,99,112,141],"absence":[13],"of":[14,24,35,57,81,98,111,150],"global":[16],"clock.":[17],"Full":[18],"scan":[19,40,70,159],"design":[20],"based":[21,76],"test":[22,73,124,134,140],"generation":[23,74],"circuits":[26,85],"seems":[27],"be":[29,42,104],"feasible":[30],"but":[31,50],"at":[32],"an":[33],"expense":[34],"large":[36],"area":[37,48,147],"overhead.":[38],"Partial":[39],"should":[41],"better":[44],"option":[45],"with":[46,157],"lower":[47],"overhead":[49,148],"there":[51],"no":[53],"known":[54,131],"systematic":[55],"way":[56],"selecting":[58],"which":[59,123],"state-holding":[61,100],"elements":[62,101],"scan.":[64],"This":[65],"paper":[66],"presents":[67],"partial":[69],"and":[71,86,146,155,160],"automatic":[72],"methodology":[75],"on":[77],"novel":[79],"adaptation":[80],"BALLAST":[82],"time":[87],"frame":[88],"unrolling.":[89],"Balanced":[90],"structures":[91],"are":[92,126,136,153],"used":[93,116,138],"guide":[95],"selection":[97],"that":[102],"will":[103],"scanned.":[105],"A":[106],"cyclic":[107],"acyclic":[109],"conversion":[110],"input":[113],"create":[118],"combinational":[120],"patterns":[125,135],"easily":[127],"generated":[128],"using":[129],"well":[130],"methods.":[132,162],"These":[133],"then":[137],"original":[142],"circuit.":[143],"Fault":[144],"coverage":[145],"results":[149],"this":[151],"method":[152],"obtained":[154],"analyzed":[156],"full":[158],"other":[161]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}