{"id":"https://openalex.org/W2167482401","doi":"https://doi.org/10.1109/ddecs.2008.4538781","title":"Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs","display_name":"Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2167482401","doi":"https://doi.org/10.1109/ddecs.2008.4538781","mag":"2167482401"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2008.4538781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057958792","display_name":"Leo\u0161 Kafka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Leos Kafka","raw_affiliation_strings":["Department of Signal Processing, UTIA AV CR v.v.i., Praque, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR v.v.i., Praque, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5057958792"],"corresponding_institution_ids":["https://openalex.org/I4210119419"],"apc_list":null,"apc_paid":null,"fwci":0.9489,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74427226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9570218920707703},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8826158046722412},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.7309057116508484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7067610025405884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6731824278831482},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5950345993041992},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.49508896470069885},{"id":"https://openalex.org/keywords/usability","display_name":"Usability","score":0.43411803245544434},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35489779710769653},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3239949643611908},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20053446292877197},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09787702560424805}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9570218920707703},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8826158046722412},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.7309057116508484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7067610025405884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6731824278831482},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5950345993041992},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.49508896470069885},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.43411803245544434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35489779710769653},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3239949643611908},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20053446292877197},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09787702560424805},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2008.4538781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1544497049","https://openalex.org/W2101298207","https://openalex.org/W2116587708","https://openalex.org/W2119280572","https://openalex.org/W2146311933","https://openalex.org/W2162042417","https://openalex.org/W4298703543"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2361654132","https://openalex.org/W4249632163"],"abstract_inverted_index":{"This":[0],"paper":[1,47],"analyses":[2],"applicability":[3],"of":[4,15,37],"partial":[5],"runtime":[6],"reconfiguration":[7,38,84],"(PRR)":[8],"in":[9],"fault":[10,65,92],"emulators":[11],"based":[12],"on":[13,43,69],"FPGAs":[14],"Xilinx":[16,89],"Virtex":[17],"family.":[18],"PRR":[19,57,68],"is":[20],"used":[21],"for":[22,27,64],"loading":[23],"emulator":[24],"modules":[25],"and":[26,58,91],"injecting":[28],"faults":[29],"into":[30],"the":[31,35,61,87],"emulated":[32,100],"circuit.":[33],"Since":[34],"time":[36,62,94],"may":[39],"have":[40,77],"significant":[41],"impact":[42],"its":[44],"usability,":[45],"this":[46,50],"deals":[48],"with":[49],"issue.":[51],"The":[52],"goal":[53],"was":[54],"to":[55,59,80,86],"accelerate":[56],"evaluate":[60],"needed":[63],"injection":[66,93],"by":[67],"these":[70],"FPGAs.":[71],"Experimental":[72],"results":[73],"show":[74],"that":[75],"we":[76],"achieved":[78],"up":[79],"eight":[81],"times":[82],"faster":[83],"compared":[85],"original":[88],"method,":[90],"about":[95],"77":[96],"mus":[97],"per":[98],"one":[99],"fault.":[101]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}