{"id":"https://openalex.org/W2110755497","doi":"https://doi.org/10.1109/ddecs.2008.4538756","title":"A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles","display_name":"A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2110755497","doi":"https://doi.org/10.1109/ddecs.2008.4538756","mag":"2110755497"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2008.4538756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044738322","display_name":"Thomas N. Jambor","orcid":"https://orcid.org/0000-0002-4360-5339"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Jambor","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035053202","display_name":"D. Zaum","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"D. Zaum","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"E. Barke","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Inst. of Microelectron. Syst., Leibniz Univ. Hannover, Hannover","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13421453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-stitching","display_name":"Image stitching","score":0.9234216213226318},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.77411949634552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6923046112060547},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5716629028320312},{"id":"https://openalex.org/keywords/visualization","display_name":"Visualization","score":0.513172447681427},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.44714343547821045},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4304470717906952},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3794163465499878},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3501071333885193},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.33201107382774353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25963056087493896},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2518334686756134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19460806250572205},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.11499953269958496},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.109458327293396}],"concepts":[{"id":"https://openalex.org/C29081049","wikidata":"https://www.wikidata.org/wiki/Q1364242","display_name":"Image stitching","level":2,"score":0.9234216213226318},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.77411949634552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6923046112060547},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5716629028320312},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.513172447681427},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.44714343547821045},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4304470717906952},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3794163465499878},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3501071333885193},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.33201107382774353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25963056087493896},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2518334686756134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19460806250572205},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.11499953269958496},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.109458327293396}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2008.4538756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1979354424","https://openalex.org/W2002330922","https://openalex.org/W2067367786","https://openalex.org/W2092771423","https://openalex.org/W2111947025","https://openalex.org/W2117979527","https://openalex.org/W2154570043"],"related_works":["https://openalex.org/W2098851424","https://openalex.org/W2185927297","https://openalex.org/W4237664122","https://openalex.org/W4246906907","https://openalex.org/W2066881224","https://openalex.org/W2122394662","https://openalex.org/W2163932442","https://openalex.org/W3021210272","https://openalex.org/W2077246255","https://openalex.org/W4280560843"],"abstract_inverted_index":{"With":[0],"the":[1,26,41,51,60,109,120],"advance":[2],"of":[3,44,53,111,122],"system-on-chip":[4],"integration":[5],"more":[6,8],"and":[7,135],"analog":[9,36,104],"components":[10],"are":[11,31],"being":[12],"manufactured":[13],"together":[14],"with":[15,88],"their":[16,83],"digital":[17,27],"counterparts":[18],"in":[19,34,103],"a":[20,47,69,129],"mixed-signal":[21],"environment.":[22],"In":[23,50,64],"contrast":[24],"to":[25,40,59,72,82],"domain,":[28],"manual":[29],"tasks":[30],"often":[32],"dominant":[33],"today's":[35],"design":[37,62,106,121],"flows,":[38],"due":[39],"higher":[42],"complexity":[43],"constraints,":[45],"influencing":[46],"circuits":[48],"behaviour.":[49],"area":[52],"physical":[54],"design,":[55],"routing":[56,79,101,112],"significantly":[57],"contributes":[58],"overall":[61],"complexity.":[63],"this":[65],"paper":[66],"we":[67,127],"present":[68],"novel":[70],"approach":[71],"corner":[73,123],"stitching":[74,124],"based":[75],"data":[76,125],"structures":[77,126],"for":[78,99,133],"applications.":[80],"Due":[81],"trapezoidal":[84],"shape,":[85],"layout":[86],"elements":[87],"arbitrary":[89],"angles":[90],"can":[91],"be":[92],"directly":[93],"represented.":[94],"Our":[95],"work":[96],"mainly":[97],"strives":[98],"new":[100,130],"methodologies":[102],"circuit":[105],"aiming":[107],"at":[108],"improvement":[110],"result":[113],"quality.":[114],"To":[115],"overcome":[116],"common":[117],"problems":[118],"concerning":[119],"employ":[128],"software":[131],"tool":[132],"visualization":[134],"manipulation.":[136]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}