{"id":"https://openalex.org/W2168608602","doi":"https://doi.org/10.1109/ddecs.2008.4538752","title":"Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits","display_name":"Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2168608602","doi":"https://doi.org/10.1109/ddecs.2008.4538752","mag":"2168608602"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2008.4538752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018531470","display_name":"J. Semi\u00e3o","orcid":"https://orcid.org/0000-0002-7667-7910"},"institutions":[{"id":"https://openalex.org/I71503853","display_name":"University of Algarve","ror":"https://ror.org/014g34x36","country_code":"PT","type":"education","lineage":["https://openalex.org/I71503853"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J. Semiao","raw_affiliation_strings":["University of Algarve, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Algarve, Portugal","institution_ids":["https://openalex.org/I71503853"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057597956","display_name":"Juan J. Rodr\u00edguez-Andina","orcid":"https://orcid.org/0000-0002-0919-1793"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. J. Rodriguez-Andina","raw_affiliation_strings":["University of Vigo, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056273734","display_name":"Fabian Vargas","orcid":"https://orcid.org/0000-0002-3871-6464"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"F. Vargas","raw_affiliation_strings":["PUCRS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PUCRS, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047445549","display_name":"Marcelino Santos","orcid":"https://orcid.org/0000-0002-2091-1165"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M. Santos","raw_affiliation_strings":["IST/INESC, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039557784","display_name":"I.C. Teixeira","orcid":"https://orcid.org/0000-0002-2642-5619"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"I. Teixeira","raw_affiliation_strings":["IST/INESC, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058862498","display_name":"J.P. Teixeira","orcid":"https://orcid.org/0000-0002-0379-6257"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"P. Teixeira","raw_affiliation_strings":["IST/INESC, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.635047197341919},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.5934258699417114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5809890031814575},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5672959685325623},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.566655158996582},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5355923175811768},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5237322449684143},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5038444399833679},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.503588855266571},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4789445996284485},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4429612159729004},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.42746812105178833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.409185528755188},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23854118585586548},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2122805118560791},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.12968286871910095},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09346789121627808}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.635047197341919},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5934258699417114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5809890031814575},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5672959685325623},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.566655158996582},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5355923175811768},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5237322449684143},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5038444399833679},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.503588855266571},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4789445996284485},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4429612159729004},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.42746812105178833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.409185528755188},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23854118585586548},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2122805118560791},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.12968286871910095},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09346789121627808},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2008.4538752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2008.4538752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1885517107","https://openalex.org/W2043318181","https://openalex.org/W2057684575","https://openalex.org/W2107614318","https://openalex.org/W2147918349","https://openalex.org/W2157316052","https://openalex.org/W2162547872","https://openalex.org/W2165236710","https://openalex.org/W6681571239","https://openalex.org/W6683598130"],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2250058922","https://openalex.org/W2148913576","https://openalex.org/W3097351224","https://openalex.org/W2533759086","https://openalex.org/W2385649681","https://openalex.org/W2164938154","https://openalex.org/W1987899475"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,37,90,108],"thermal":[4],"and":[5,26,75,101],"power-supply":[6,54],"tolerant":[7,23],"design":[8],"methodology":[9,86,125],"for":[10],"pipeline":[11],"based":[12,88],"circuits.":[13],"It":[14],"is":[15,41,45,73,83,87],"shown":[16],"that":[17,122],"by":[18],"making":[19],"the":[20,32,51,123,130],"circuit":[21,63,76],"more":[22],"to":[24,46,78,97,102,120],"VDD":[25,79],"temperature":[27,58,81],"(T)":[28,59],"instability,":[29],"even":[30,128],"in":[31,50,129],"presence":[33,52,131],"of":[34,53,111,132],"process":[35,133],"variations,":[36,60],"yield":[38],"loss":[39,72],"reduction":[40],"achieved.":[42],"The":[43,85],"goal":[44],"improve":[47],"signal":[48],"integrity":[49,71],"voltage":[55],"(VDD)":[56],"and/or":[57,80],"without":[61],"degrading":[62],"performance.":[64],"By":[65],"using":[66],"time":[67],"borrowing":[68],"techniques,":[69],"data":[70],"avoided,":[74],"tolerance":[77],"variations":[82,100],"enhanced.":[84],"on":[89],"dynamic":[91,104],"delay":[92],"buffer":[93],"(DDB)":[94],"block,":[95],"used":[96,119],"sense":[98],"VDD/T":[99],"induce":[103],"clock":[105],"skews":[106],"driving":[107],"limited":[109],"subset":[110],"key":[112],"memory":[113],"elements.":[114],"Monte":[115],"Carlo":[116],"simulations":[117],"are":[118],"demonstrate":[121],"proposed":[124],"still":[126],"holds,":[127],"variations.":[134]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}