{"id":"https://openalex.org/W2130843734","doi":"https://doi.org/10.1109/ddecs.2007.4295322","title":"Developing Virtual ADC Testing Environment in MAPLE","display_name":"Developing Virtual ADC Testing Environment in MAPLE","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2130843734","doi":"https://doi.org/10.1109/ddecs.2007.4295322","mag":"2130843734"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033810607","display_name":"Petr Struhovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Petr Struhovsky","raw_affiliation_strings":["Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","CTU Prague, Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"CTU Prague, Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067965475","display_name":"O. \u0160ubrt","orcid":"https://orcid.org/0000-0002-7773-2782"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Ondrej Subrt","raw_affiliation_strings":["Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","CTU Prague, Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"CTU Prague, Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047117436","display_name":"Ji\u0159\u00ed Hospodka","orcid":"https://orcid.org/0000-0002-0155-3884"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Hospodka","raw_affiliation_strings":["Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","CTU Prague, Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"CTU Prague, Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036308106","display_name":"Pravoslav Mart\u00ednek","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pravoslav Martinek","raw_affiliation_strings":["Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","CTU Prague, Prague"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"CTU Prague, Prague","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16024952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6892476081848145},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.6295081973075867},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5333974361419678},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19744646549224854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16321828961372375},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08273622393608093}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6892476081848145},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.6295081973075867},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5333974361419678},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19744646549224854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16321828961372375},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08273622393608093},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2084128131","https://openalex.org/W2152886430","https://openalex.org/W2164165609","https://openalex.org/W2223195236","https://openalex.org/W6671256958"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2070883797","https://openalex.org/W4386859288","https://openalex.org/W2102542442","https://openalex.org/W1986220761"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,98],"innovative":[4],"concept":[5],"of":[6,19,40,50,60,66,79,85,124],"a":[7,16,76,103],"virtual":[8,108],"testing":[9,31,109,127],"environment":[10,105],"for":[11],"analog-to-digital":[12],"converters":[13],"(ADCs)":[14],"applying":[15],"suitable":[17],"conjunction":[18],"two":[20],"performance":[21],"extraction":[22],"algorithms":[23],"-":[24],"the":[25,64,80,86,90,93,107,122,125,131],"Servo-Loop":[26,132],"and":[27,38,52,56,70,133],"Histogram":[28,134],"method.":[29,135],"The":[30,58],"engine":[32,110],"proposed":[33,87],"is":[34,63,89],"implemented":[35],"in":[36,48,75,95],"MAPLE":[37,96],"consists":[39],"program":[41],"procedures":[42,128],"to":[43,101],"extract":[44],"ADC":[45,115,126],"errors":[46],"expressed":[47],"term":[49],"integral":[51],"differential":[53],"non-linearity":[54],"(INL":[55],"DNL).":[57],"novelty":[59],"our":[61],"solution":[62],"use":[65],"effective":[67],"search":[68],"algorithm":[69],"improved":[71],"convergence":[72],"properties":[73],"resulting":[74],"significant":[77],"reduction":[78],"simulation":[81],"time.":[82],"Another":[83],"advantage":[84],"approach":[88],"fact":[91],"that":[92],"implementation":[94],"creates":[97],"ideal":[99],"opportunity":[100],"build":[102],"complex":[104],"comprising":[106],"as":[111,113],"well":[112],"circuit-level":[114],"models.":[116],"Simulation":[117],"results":[118],"are":[119],"shown,":[120],"demonstrating":[121],"output":[123],"using":[129],"both":[130]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}