{"id":"https://openalex.org/W2139076807","doi":"https://doi.org/10.1109/ddecs.2007.4295310","title":"Determining MOSFET Parameters in Moderate Inversion","display_name":"Determining MOSFET Parameters in Moderate Inversion","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2139076807","doi":"https://doi.org/10.1109/ddecs.2007.4295310","mag":"2139076807"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/DDECS.2007.4295310","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050096507","display_name":"Matthias Bucher","orcid":"https://orcid.org/0000-0002-2584-2533"},"institutions":[{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]},{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Matthias Bucher","raw_affiliation_strings":["Electronics Laboratory, Polytechnioupolis, Technical University of Crete, Chania, Greece","Tech.Univ.of Crete, Chania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Laboratory, Polytechnioupolis, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Tech.Univ.of Crete, Chania","institution_ids":["https://openalex.org/I142617266"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062560576","display_name":"Antonios Bazigos","orcid":"https://orcid.org/0000-0002-2967-8208"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonios Bazigos","raw_affiliation_strings":["National and Technical University of Athens, Athens, Greece","National Technical University of Athens, Zographou, GR-15773 Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National and Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"National Technical University of Athens, Zographou, GR-15773 Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000639997","display_name":"Wladek Grabinski","orcid":"https://orcid.org/0000-0003-3445-9496"},"institutions":[{"id":"https://openalex.org/I4210115399","display_name":"Institution de Lavigny","ror":"https://ror.org/02d5c3630","country_code":"CH","type":"other","lineage":["https://openalex.org/I4210115399"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Wladyslaw Grabinski","raw_affiliation_strings":["Chemin de la Dauphine 20, CH-1291 Commugny, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chemin de la Dauphine 20, CH-1291 Commugny, Switzerland","institution_ids":["https://openalex.org/I4210115399"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2696,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64681838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.8690793514251709},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7793546319007874},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7344702482223511},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6380330920219421},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.6377151608467102},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6237305402755737},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5434349775314331},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.537208080291748},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5121304988861084},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46969059109687805},{"id":"https://openalex.org/keywords/equivalent-series-resistance","display_name":"Equivalent series resistance","score":0.44106683135032654},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.43178680539131165},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4140922725200653},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4116831421852112},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3880349397659302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3293866515159607},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2093978226184845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1436881422996521}],"concepts":[{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.8690793514251709},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7793546319007874},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7344702482223511},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6380330920219421},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.6377151608467102},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6237305402755737},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5434349775314331},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.537208080291748},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5121304988861084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46969059109687805},{"id":"https://openalex.org/C14485415","wikidata":"https://www.wikidata.org/wiki/Q5384730","display_name":"Equivalent series resistance","level":3,"score":0.44106683135032654},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.43178680539131165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4140922725200653},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4116831421852112},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3880349397659302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3293866515159607},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2093978226184845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1436881422996521},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ddecs.2007.4295310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/31881","is_oa":true,"landing_page_url":"http://doi.org/10.1109/DDECS.2007.4295310","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:infoscience.epfl.ch:162075","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/162075","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:162075","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/62661","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/31881","is_oa":true,"landing_page_url":"http://doi.org/10.1109/DDECS.2007.4295310","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1481527267","https://openalex.org/W1980318541","https://openalex.org/W2079826846","https://openalex.org/W2090526716","https://openalex.org/W2114750951","https://openalex.org/W2133493135","https://openalex.org/W2151180245","https://openalex.org/W2157385897","https://openalex.org/W2219672796","https://openalex.org/W4246374952"],"related_works":["https://openalex.org/W2157112210","https://openalex.org/W3115561561","https://openalex.org/W2166559311","https://openalex.org/W1674342579","https://openalex.org/W2544451817","https://openalex.org/W2084173215","https://openalex.org/W2801781964","https://openalex.org/W2147727474","https://openalex.org/W4285682556","https://openalex.org/W2143780479"],"abstract_inverted_index":{"Deep":[0],"submicron":[1],"CMOS":[2,86],"technology":[3,87],"scaling":[4],"leads":[5],"to":[6,13,70],"reduced":[7],"strong":[8],"inversion":[9,24,42],"voltage":[10,20],"range":[11],"due":[12],"non-scalability":[14],"of":[15,36,93],"threshold":[16],"voltage,":[17],"while":[18],"supply":[19],"is":[21,43,59,67],"reduced.":[22],"Moderate":[23],"operation":[25],"therefore":[26],"becomes":[27],"increasingly":[28],"important.":[29],"In":[30],"this":[31,94],"paper,":[32],"a":[33,50,82],"new":[34],"method":[35],"determining":[37],"MOSFET":[38],"parameters":[39,46],"in":[40],"moderate":[41],"presented.":[44],"Model":[45],"are":[47,88],"determined":[48],"using":[49],"constant":[51],"current":[52,58],"bias":[53],"technique,":[54],"where":[55],"the":[56,62,91],"biasing":[57],"estimated":[60],"from":[61],"transconductance-to-current":[63],"ratio.":[64],"This":[65],"technique":[66],"largely":[68],"insensitive":[69],"mobility":[71],"effects":[72],"and":[73],"series":[74],"resistance.":[75],"Statistical":[76],"data":[77],"measured":[78],"on":[79],"40":[80],"dies":[81],"0.25":[83],"um":[84],"standard":[85],"used":[89],"for":[90],"illustration":[92],"method.":[95]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}