{"id":"https://openalex.org/W2140589989","doi":"https://doi.org/10.1109/ddecs.2007.4295306","title":"IP Integration Overhead Analysis in System-on-Chip Video Encoder","display_name":"IP Integration Overhead Analysis in System-on-Chip Video Encoder","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2140589989","doi":"https://doi.org/10.1109/ddecs.2007.4295306","mag":"2140589989"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026874831","display_name":"Antti Rasmus","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Antti Rasmus","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere Univ. of Technology, Tampere#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere Univ. of Technology, Tampere#TAB#","institution_ids":["https://openalex.org/I150589677","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033576751","display_name":"Ari Kulmala","orcid":"https://orcid.org/0009-0005-5755-7402"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Ari Kulmala","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere Univ. of Technology, Tampere#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere Univ. of Technology, Tampere#TAB#","institution_ids":["https://openalex.org/I150589677","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Erno Salminen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere Univ. of Technology, Tampere#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere Univ. of Technology, Tampere#TAB#","institution_ids":["https://openalex.org/I150589677","https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo D. Hamalainen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere Univ. of Technology, Tampere#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere Univ. of Technology, Tampere#TAB#","institution_ids":["https://openalex.org/I150589677","https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026874831"],"corresponding_institution_ids":["https://openalex.org/I150589677","https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.2835,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83040888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2006","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8034213781356812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6853926181793213},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.634493350982666},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6144735217094421},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5275306701660156},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5056169033050537},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.48336952924728394},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4783850908279419},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4553459584712982},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4510082006454468},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4468400180339813},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4368690848350525},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4322183132171631},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3750450611114502},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31538522243499756},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2675088942050934}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8034213781356812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6853926181793213},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.634493350982666},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6144735217094421},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5275306701660156},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5056169033050537},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.48336952924728394},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4783850908279419},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4553459584712982},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4510082006454468},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4468400180339813},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4368690848350525},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4322183132171631},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3750450611114502},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31538522243499756},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2675088942050934},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1550866154","https://openalex.org/W2004496732","https://openalex.org/W2034576414","https://openalex.org/W2043881920","https://openalex.org/W2058248689","https://openalex.org/W2105996440","https://openalex.org/W2141418663","https://openalex.org/W4233235913","https://openalex.org/W6651271627"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W797688974","https://openalex.org/W2785417401","https://openalex.org/W2058784220"],"abstract_inverted_index":{"Current":[0],"system-on-chip":[1,34],"implementations":[2],"integrate":[3],"IP":[4],"blocks":[5],"from":[6],"different":[7,69],"vendors.":[8],"Typical":[9],"problems":[10],"are":[11],"incompatibility":[12],"and":[13,31,57,71,83,89],"integration":[14,37,131],"overheads.":[15],"This":[16],"paper":[17],"presents":[18],"a":[19,123],"case":[20],"study":[21],"of":[22,49,62],"integrating":[23],"two":[24,42],"black-box":[25],"hardware":[26,51],"accelerators":[27,52,64],"into":[28],"highly":[29],"scalable":[30],"modular":[32],"multiprocessor":[33],"architecture.":[35],"The":[36,60,94],"was":[38,65],"implemented":[39],"by":[40,78],"creating":[41],"wrapper":[43],"components":[44],"that":[45,112,129],"adapt":[46],"the":[47,50,54,63,73,79,97,105,110,130,136,143],"interfaces":[48],"for":[53],"used":[55],"architecture":[56],"on-chip":[58],"network.":[59],"benefit":[61],"measured":[66],"in":[67,91,120],"three":[68],"configurations":[70],"especially":[72],"execution":[74,137],"time":[75],"overheads":[76,95],"caused":[77],"software,":[80],"data":[81],"delivery,":[82],"shared":[84],"resource":[85],"contention":[86],"were":[87],"extracted":[88],"analyzed":[90],"MPEG-4":[92],"encoder.":[93],"increase":[96],"function":[98],"runtime":[99],"up":[100],"to":[101,104,114,135],"20x":[102],"compared":[103],"ideal":[106],"acceleration.":[107],"In":[108],"addition,":[109],"accelerator":[111,144],"seemed":[113],"be":[115],"more":[116],"efficient":[117],"performed":[118],"worse":[119],"practice.":[121],"As":[122],"conclusion,":[124],"it":[125],"is":[126],"pointed":[127],"out":[128],"induces":[132],"great":[133],"overhead":[134],"time,":[138],"rendering":[139],"a-few-clock-cycle":[140],"optimizations":[141],"within":[142],"meaningless.":[145]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}