{"id":"https://openalex.org/W2146526395","doi":"https://doi.org/10.1109/ddecs.2007.4295299","title":"Improving Tolerance to Power-Supply and Temperature Variations in Synchronous Circuits","display_name":"Improving Tolerance to Power-Supply and Temperature Variations in Synchronous Circuits","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2146526395","doi":"https://doi.org/10.1109/ddecs.2007.4295299","mag":"2146526395"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018531470","display_name":"J. Semi\u00e3o","orcid":"https://orcid.org/0000-0002-7667-7910"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I71503853","display_name":"University of Algarve","ror":"https://ror.org/014g34x36","country_code":"PT","type":"education","lineage":["https://openalex.org/I71503853"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J. Semiao","raw_affiliation_strings":["IST, INESC-ID Lisboa, Lisboa, Portugal","School of Technology, University of Algarve, Faro, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC-ID Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"School of Technology, University of Algarve, Faro, Portugal","institution_ids":["https://openalex.org/I71503853"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014518141","display_name":"J. Freijedo","orcid":"https://orcid.org/0000-0002-5462-173X"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES","PT"],"is_corresponding":false,"raw_author_name":"J. Freijedo","raw_affiliation_strings":["Department de Tecnolog\u00eda Electr\u00f3nica, University of Vigo, Vigo, Spain","IST, INESC-ID Lisboa, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department de Tecnolog\u00eda Electr\u00f3nica, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]},{"raw_affiliation_string":"IST, INESC-ID Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057597956","display_name":"Juan J. Rodr\u00edguez-Andina","orcid":"https://orcid.org/0000-0002-0919-1793"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. J. Rodriguez-Andina","raw_affiliation_strings":["Department de Tecnolog\u00eda Electr\u00f3nica, University of Vigo, Vigo, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department de Tecnolog\u00eda Electr\u00f3nica, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056273734","display_name":"Fabian Vargas","orcid":"https://orcid.org/0000-0002-3871-6464"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"F. Vargas","raw_affiliation_strings":["Electrical Engineering Department, PUCRS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047445549","display_name":"Marcelino Santos","orcid":"https://orcid.org/0000-0002-2091-1165"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M. B. Santos","raw_affiliation_strings":["IST, INESC-ID Lisboa, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC-ID Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039557784","display_name":"I.C. Teixeira","orcid":"https://orcid.org/0000-0002-2642-5619"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"I. C. Teixeira","raw_affiliation_strings":["IST, INESC-ID Lisboa, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC-ID Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058862498","display_name":"J.P. Teixeira","orcid":"https://orcid.org/0000-0002-0379-6257"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J. P. Teixeira","raw_affiliation_strings":["IST, INESC-ID Lisboa, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST, INESC-ID Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6948224306106567},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6342812180519104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.628541886806488},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5842857360839844},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5783786177635193},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5555781722068787},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5514755845069885},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5285795331001282},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5193865895271301},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.48219791054725647},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.46903929114341736},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.46339160203933716},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44219139218330383},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.418138325214386},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3251793384552002},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3073025941848755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23108002543449402},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.15462949872016907},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09238427877426147},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0921708345413208},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.0687151849269867}],"concepts":[{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6948224306106567},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6342812180519104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.628541886806488},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5842857360839844},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5783786177635193},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5555781722068787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5514755845069885},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5285795331001282},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5193865895271301},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.48219791054725647},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.46903929114341736},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.46339160203933716},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44219139218330383},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.418138325214386},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3251793384552002},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3073025941848755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23108002543449402},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.15462949872016907},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09238427877426147},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0921708345413208},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0687151849269867},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1529382436","https://openalex.org/W1651840573","https://openalex.org/W1885517107","https://openalex.org/W1949448296","https://openalex.org/W1989768118","https://openalex.org/W2037315549","https://openalex.org/W2057684575","https://openalex.org/W2077018692","https://openalex.org/W2100783269","https://openalex.org/W2103123542","https://openalex.org/W2104677471","https://openalex.org/W2107614318","https://openalex.org/W2115762432","https://openalex.org/W2120121396","https://openalex.org/W2121452392","https://openalex.org/W2138199664","https://openalex.org/W2139495056","https://openalex.org/W2150153665","https://openalex.org/W2151598461","https://openalex.org/W2152205271","https://openalex.org/W2158130267","https://openalex.org/W4236432903","https://openalex.org/W4242674290","https://openalex.org/W4250936563","https://openalex.org/W6639492401","https://openalex.org/W6675620916","https://openalex.org/W6677341922"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W2169622190","https://openalex.org/W2294981364","https://openalex.org/W2001020839","https://openalex.org/W4232628459","https://openalex.org/W2224788396","https://openalex.org/W1572462408","https://openalex.org/W2286776167","https://openalex.org/W2106078580","https://openalex.org/W2169618112"],"abstract_inverted_index":{"As":[0],"IC":[1],"technology":[2],"scales":[3],"down,":[4],"power":[5,102],"supply":[6,103],"voltage":[7,44,104],"and":[8,26,45,155],"temperature":[9,46,106],"variations":[10],"play":[11],"an":[12],"increasing":[13],"role":[14],"in":[15,69],"signal":[16,95],"integrity":[17],"loss,":[18],"which":[19],"lead":[20],"to":[21,37,42,60,64,93,122,147,153,172],"performance":[22],"degradation,":[23],"reliability":[24],"problems":[25],"functional":[27],"errors.":[28],"In":[29],"this":[30],"paper,":[31],"we":[32],"propose":[33],"a":[34,115],"new":[35],"methodology":[36,58,111],"improve":[38],"synchronous":[39],"circuits'":[40],"tolerance":[41,63,142],"power-supply":[43],"oscillations,":[47],"without":[48],"degrading":[49],"its":[50,157],"performance.":[51],"The":[52,85,110],"underlying":[53],"principle":[54],"of":[55,78,80,176],"the":[56,65,76,81,94,99,125,144,150,174,177],"proposed":[57,178],"is":[59,89,107,112,137],"introduce":[61],"additional":[62],"clock":[66,82,86,116,130,134,151],"edge":[67,83],"trigger":[68],"specific":[70],"memory":[71],"cells,":[72],"by":[73],"dynamically":[74,123],"controlling":[75],"instant":[77],"occurrence":[79],"trigger.":[84],"duty-cycle":[87],"(CDC)":[88],"locally":[90],"modulated,":[91],"according":[92],"propagation":[96],"delay":[97],"through":[98],"logic":[100,118],"whose":[101],"or":[105],"being":[108],"disturbed.":[109],"based":[113,161],"on":[114,162],"stretching":[117],"(CSL)":[119],"block,":[120],"used":[121,171],"modify":[124],"CDC,":[126],"while":[127],"maintaining":[128],"at-speed":[129],"rate.":[131],"Moreover,":[132],"when":[133,143],"frequency":[135],"reduction":[136],"inevitable,":[138],"it":[139],"improves":[140],"circuit":[141],"disturbances":[145],"start":[146],"occur,":[148],"allowing":[149],"generator":[152],"react":[154],"reduce":[156],"frequency.":[158],"Experimental":[159],"results":[160],"SPICE":[163],"simulations":[164],"for":[165],"two":[166],"ITC99":[167],"benchmark":[168],"circuits":[169],"are":[170],"demonstrate":[173],"usefulness":[175],"methodology.":[179]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}