{"id":"https://openalex.org/W2117723017","doi":"https://doi.org/10.1109/ddecs.2007.4295279","title":"An Improved MDCT IP Core Generator with Architectural Model Simulation","display_name":"An Improved MDCT IP Core Generator with Architectural Model Simulation","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2117723017","doi":"https://doi.org/10.1109/ddecs.2007.4295279","mag":"2117723017"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103226180","display_name":"Peter Mal\u00edk","orcid":"https://orcid.org/0000-0002-1921-2340"},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Peter Malik","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","Slovak Acad. of Sci. Bratislava, Bratislava"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"Slovak Acad. of Sci. Bratislava, Bratislava","institution_ids":["https://openalex.org/I207624831"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045329378","display_name":"Marcel Bal\u00e1\u017e","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Marcel Balaz","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","Slovak Acad. of Sci. Bratislava, Bratislava"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"Slovak Acad. of Sci. Bratislava, Bratislava","institution_ids":["https://openalex.org/I207624831"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031466898","display_name":"T. Pikula","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Tomas Pikula","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","Slovak Acad. of Sci. Bratislava, Bratislava"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"Slovak Acad. of Sci. Bratislava, Bratislava","institution_ids":["https://openalex.org/I207624831"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046189011","display_name":"Martin Simlastik","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Martin Simlastik","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","Slovak Acad. of Sci. Bratislava, Bratislava"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"Slovak Acad. of Sci. Bratislava, Bratislava","institution_ids":["https://openalex.org/I207624831"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6321,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64379436,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"48","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8116761445999146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6154670715332031},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6024700403213501},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5905532240867615},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5681645274162292},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5494876503944397},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.533022403717041},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4584701657295227},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4440877437591553},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.42082110047340393},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3957926332950592},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36309248208999634},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14615505933761597},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0980062484741211},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09205543994903564}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8116761445999146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6154670715332031},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6024700403213501},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5905532240867615},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5681645274162292},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5494876503944397},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.533022403717041},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4584701657295227},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4440877437591553},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.42082110047340393},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3957926332950592},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36309248208999634},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14615505933761597},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0980062484741211},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09205543994903564},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W82261788","https://openalex.org/W1542385747","https://openalex.org/W1670669358","https://openalex.org/W2009677141","https://openalex.org/W2116601382","https://openalex.org/W2160093152","https://openalex.org/W2162734172","https://openalex.org/W2546208569","https://openalex.org/W6677539552"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2373535795","https://openalex.org/W2082487009","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Compression":[0],"of":[1,49,90],"digital":[2],"audio":[3,9,13,33],"signals":[4],"has":[5,87],"become":[6],"very":[7],"important":[8],"computation":[10,92],"process.":[11,104],"When":[12],"data":[14,23,34],"are":[15],"compressed":[16],"it":[17],"is":[18,71],"possible":[19],"to":[20,29,73],"store":[21],"more":[22],"in":[24],"a":[25],"smaller":[26],"memory":[27],"and":[28,45,94,99],"increase":[30],"the":[31,52,91,102],"overall":[32],"throughput":[35],"transferred":[36],"through":[37],"an":[38,57,60],"interface.":[39],"Several":[40],"compression":[41],"schemes":[42],"were":[43],"developed":[44],"well":[46],"established.":[47],"Most":[48],"them":[50],"adopt":[51],"MDCT/IMDCT.":[53],"This":[54],"paper":[55],"presents":[56],"software":[58,85],"tool,":[59],"improved":[61],"MDCT":[62,76],"IP":[63],"core":[64],"generator":[65],"with":[66,78],"architectural":[67],"model":[68],"simulation":[69],"that":[70],"capable":[72],"generate":[74],"several":[75],"architectures":[77],"adjustable":[79],"parameters":[80],"for":[81],"FPGA-based":[82],"design.":[83],"The":[84],"tool":[86],"integrated":[88],"functions":[89],"precision":[93],"area":[95],"estimation,":[96],"which":[97],"facilitate":[98],"speed":[100],"up":[101],"design":[103]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}