{"id":"https://openalex.org/W2115647891","doi":"https://doi.org/10.1109/ddecs.2007.4295271","title":"Avoiding Crosstalk Influence on Interconnect Delay Fault Testing","display_name":"Avoiding Crosstalk Influence on Interconnect Delay Fault Testing","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2115647891","doi":"https://doi.org/10.1109/ddecs.2007.4295271","mag":"2115647891"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057191451","display_name":"Tomasz Garbolino","orcid":"https://orcid.org/0000-0002-3682-2220"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"T. Garbolino","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology in Gliwice, POLAND","Silesian University of Technology, Gliwice#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology in Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Silesian University of Technology, Gliwice#TAB#","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064755640","display_name":"K. Gucwa","orcid":null},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"K. Gucwa","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology in Gliwice, POLAND","Silesian University of Technology, Gliwice#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology in Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Silesian University of Technology, Gliwice#TAB#","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071727280","display_name":"M. Kope\u0107","orcid":"https://orcid.org/0000-0003-1431-6201"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"M. Kopec","raw_affiliation_strings":["Politechnika Slaska, Gliwice, PL","Silesian University of Technology, Gliwice#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politechnika Slaska, Gliwice, PL","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Silesian University of Technology, Gliwice#TAB#","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050487049","display_name":"A. H\u0142awiczka","orcid":null},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"A. Hlawiczka","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology in Gliwice, POLAND","Silesian University of Technology, Gliwice#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology in Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Silesian University of Technology, Gliwice#TAB#","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14024521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7186882495880127},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7124035358428955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6039783358573914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.571954071521759},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.526731014251709},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5250422954559326},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.41782116889953613},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.37745171785354614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36766886711120605},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.331574022769928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3063691556453705},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10947775840759277}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7186882495880127},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7124035358428955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6039783358573914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.571954071521759},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.526731014251709},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5250422954559326},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.41782116889953613},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.37745171785354614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36766886711120605},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.331574022769928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3063691556453705},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10947775840759277},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1529382436","https://openalex.org/W1573161323","https://openalex.org/W1675066755","https://openalex.org/W2032266940","https://openalex.org/W2097977713","https://openalex.org/W2121846035","https://openalex.org/W2125303577","https://openalex.org/W2150153665","https://openalex.org/W2157149519","https://openalex.org/W4242674290","https://openalex.org/W6637228777"],"related_works":["https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4280525841","https://openalex.org/W1551902604","https://openalex.org/W2373416410","https://openalex.org/W2101823170","https://openalex.org/W2139032622","https://openalex.org/W4251729857"],"abstract_inverted_index":{"A":[0],"method":[1,50],"for":[2,74],"reliable":[3],"measurement":[4,27],"of":[5,15,32,38,58],"interconnect":[6],"delays":[7],"is":[8,23,28,44,72],"presented":[9,49],"in":[10],"the":[11,25,42,69,76],"paper.":[12],"The":[13,48,65],"mode":[14],"test":[16,43],"vectors":[17],"generation":[18],"never":[19],"induces":[20],"crosstalks.":[21],"That":[22],"why":[24],"delay":[26],"reliable.":[29],"Also,":[30],"minimization":[31],"ground":[33],"bounce":[34],"noises":[35],"and":[36,54,62],"reduction":[37],"power":[39],"consumption":[40],"during":[41],"an":[45],"additional":[46],"advantage.":[47],"allows":[51],"also":[52],"localizing":[53],"identifying":[55],"static":[56],"faults":[57],"both":[59],"stuck-at":[60],"(SaX)":[61],"short":[63],"types.":[64],"paper":[66],"deals":[67],"with":[68],"hardware":[70],"that":[71],"necessary":[73],"implementing":[75],"method.":[77]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}