{"id":"https://openalex.org/W2017427446","doi":"https://doi.org/10.1109/ddecs.2007.4295258","title":"Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology","display_name":"Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2017427446","doi":"https://doi.org/10.1109/ddecs.2007.4295258","mag":"2017427446"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102182831","display_name":"Zhicheng Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Zhicheng Liang","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Japan","Tokyo Univ., Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo Univ., Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089203206","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0003-0445-0167"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","Tokyo Univ., Tokyo"],"affiliations":[{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo Univ., Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102259024","display_name":"Kunihiro Asada","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","Tokyo Univ., Tokyo"],"affiliations":[{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo Univ., Tokyo","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102182831"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.95,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.76130828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.754952073097229},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5892651677131653},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.583915114402771},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5776717066764832},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5206650495529175},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5163549184799194},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.49146568775177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48667222261428833},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.48612403869628906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4730880856513977},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2673603892326355},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06561672687530518}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.754952073097229},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5892651677131653},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.583915114402771},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5776717066764832},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5206650495529175},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5163549184799194},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.49146568775177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48667222261428833},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.48612403869628906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4730880856513977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2673603892326355},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06561672687530518},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W150000439","https://openalex.org/W1607434217","https://openalex.org/W1971066709","https://openalex.org/W2006097283","https://openalex.org/W2069345435","https://openalex.org/W2095778540","https://openalex.org/W2107566947","https://openalex.org/W2108880814","https://openalex.org/W2132389735","https://openalex.org/W2133665055","https://openalex.org/W2161572278","https://openalex.org/W2171677458","https://openalex.org/W4214518966","https://openalex.org/W6606038694","https://openalex.org/W6643031520","https://openalex.org/W6651977010","https://openalex.org/W6674392168","https://openalex.org/W6679386655","https://openalex.org/W6679920692","https://openalex.org/W6685447123"],"related_works":["https://openalex.org/W2144789955","https://openalex.org/W2113058922","https://openalex.org/W2031341053","https://openalex.org/W1995832295","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W4241238243","https://openalex.org/W2136396860","https://openalex.org/W2575331564","https://openalex.org/W2345813002"],"abstract_inverted_index":{"Increasing":[0],"level":[1],"of":[2,27,105,127],"process":[3,28,121],"variation":[4,49],"in":[5],"the":[6,25,31,35,54,77,85,102,106],"sub-100":[7],"nm":[8,41,120],"silicon":[9],"technology":[10],"is":[11,45,74,97,113],"becoming":[12],"an":[13,21,124],"important":[14],"issue.":[15],"In":[16],"this":[17],"paper":[18],"we":[19],"describe":[20],"approach":[22,44],"to":[23,39,70,76,84,100,115,118],"estimate":[24],"impact":[26],"variations":[29],"on":[30,47],"static":[32,78],"CMOS":[33,79],"and":[34,59,83],"dual-rail":[36,86,107,111],"PLA":[37,87,112],"down":[38,117],"32":[40,81,119],"process.":[42],"This":[43],"built":[46],"accurate":[48],"modeling,":[50],"published":[51],"data":[52],"including":[53],"ITRS,":[55],"Predictive":[56],"Technology":[57],"Models,":[58],"Monte-Carlo":[60],"analysis.":[61],"The":[62,109],"analysis":[63],"results":[64],"show":[65],"that":[66],"a":[67,92],"challenge":[68],"due":[69],"insufficient":[71],"noise":[72,103],"margins":[73,104],"posed":[75],"at":[80],"nm,":[82],"from":[88],"90":[89],"nm.":[90],"Then":[91],"one-side":[93],"virtual":[94],"ground":[95],"structure":[96],"also":[98],"proposed":[99],"improve":[101],"PLA.":[108],"improved":[110],"shown":[114],"work":[116],"with":[122],"keeping":[123],"operational":[125],"margin":[126],"150":[128],"mv.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}