{"id":"https://openalex.org/W2165911946","doi":"https://doi.org/10.1109/ddecs.2007.4295252","title":"Design Platform for Quick Integration of an Internet Connectivity into System-on-Chips","display_name":"Design Platform for Quick Integration of an Internet Connectivity into System-on-Chips","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2165911946","doi":"https://doi.org/10.1109/ddecs.2007.4295252","mag":"2165911946"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022165274","display_name":"B. W. Wojciechowski","orcid":"https://orcid.org/0000-0003-0610-8293"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bartosz Wojciechowski","raw_affiliation_strings":["Evatronix SA, Virtual Component Laboratory, Gliwice, Poland"],"affiliations":[{"raw_affiliation_string":"Evatronix SA, Virtual Component Laboratory, Gliwice, Poland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045455064","display_name":"Tomasz Kowalczyk","orcid":"https://orcid.org/0000-0002-1334-5134"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tomasz Kowalczyk","raw_affiliation_strings":["Evatronix SA, Virtual Component Laboratory, Gliwice, Poland"],"affiliations":[{"raw_affiliation_string":"Evatronix SA, Virtual Component Laboratory, Gliwice, Poland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052433420","display_name":"Wojciech Sakowski","orcid":null},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Wojciech Sakowski","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022165274"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65762004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9736999869346619,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9664999842643738,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7436255216598511},{"id":"https://openalex.org/keywords/checksum","display_name":"Checksum","score":0.7113774418830872},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6998330950737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6444501876831055},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6270526647567749},{"id":"https://openalex.org/keywords/internet-protocol-suite","display_name":"Internet protocol suite","score":0.540115237236023},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.5001661777496338},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4557878077030182},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4370518624782562},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4217727780342102},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3460562229156494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7436255216598511},{"id":"https://openalex.org/C162372511","wikidata":"https://www.wikidata.org/wiki/Q218341","display_name":"Checksum","level":2,"score":0.7113774418830872},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6998330950737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6444501876831055},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6270526647567749},{"id":"https://openalex.org/C65567647","wikidata":"https://www.wikidata.org/wiki/Q81414","display_name":"Internet protocol suite","level":3,"score":0.540115237236023},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.5001661777496338},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4557878077030182},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4370518624782562},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4217727780342102},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3460562229156494},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2007.4295252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2065141527","https://openalex.org/W3144357023","https://openalex.org/W6666556841"],"related_works":["https://openalex.org/W2584928298","https://openalex.org/W2073512695","https://openalex.org/W4285328204","https://openalex.org/W2089988144","https://openalex.org/W1985703800","https://openalex.org/W2347749188","https://openalex.org/W1972388196","https://openalex.org/W2735419558","https://openalex.org/W115913489","https://openalex.org/W2044751894"],"abstract_inverted_index":{"The":[0,16],"paper":[1],"describes":[2],"pre-integrated":[3],"subsystem":[4,53],"consisting":[5],"of":[6,42,68],"a":[7,69],"configurable":[8],"8-bit":[9],"microcontroller":[10,65],"and":[11,30,32],"an":[12],"Internet":[13],"connection":[14],"solution.":[15],"latter":[17],"integrates":[18],"Ethernet":[19],"Media":[20],"Access":[21],"Controller,":[22],"hardware":[23],"accelerator":[24],"that":[25],"implements":[26],"TCP/IP":[27,36],"checksums":[28],"generation":[29],"analysis":[31],"the":[33,43,51,61],"third":[34],"party":[35],"stack":[37],"adapted":[38],"to":[39],"take":[40],"advantage":[41],"available":[44],"accelerator.":[45],"A":[46],"reference":[47],"design":[48],"based":[49],"on":[50],"presented":[52],"is":[54],"also":[55],"described.":[56],"It":[57],"enables":[58],"interaction":[59],"with":[60],"object":[62],"controlled":[63],"by":[64,66],"means":[67],"web":[70],"browser.":[71]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}