{"id":"https://openalex.org/W2133105507","doi":"https://doi.org/10.1109/ddecs.2007.4295251","title":"Layout to Logic Defect Analysis for Hierarchical Test Generation","display_name":"Layout to Logic Defect Analysis for Hierarchical Test Generation","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2133105507","doi":"https://doi.org/10.1109/ddecs.2007.4295251","mag":"2133105507"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2007.4295251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn Univ. OF Technol., Tallinn"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn Univ. OF Technol., Tallinn","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn Univ. OF Technol., Tallinn"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn Univ. OF Technol., Tallinn","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn Univ. OF Technol., Tallinn"],"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn Univ. OF Technol., Tallinn","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056589147","display_name":"Witold A. Pleskacz","orcid":"https://orcid.org/0000-0001-7064-503X"},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Witold A. Pleskacz","raw_affiliation_strings":["Warsaw University of Technology, Poland","Warsaw University of Technology. W.Pleskacz@imio.pw.edu.pl"],"affiliations":[{"raw_affiliation_string":"Warsaw University of Technology, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Warsaw University of Technology. W.Pleskacz@imio.pw.edu.pl","institution_ids":["https://openalex.org/I108403487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005108594","display_name":"Micha\u0142 Rakowski","orcid":null},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Michal Rakowski","raw_affiliation_strings":["Warsaw University of Technology, Poland","Warsaw University of Technology. M.Rakowski@elka.pw.edu.pl"],"affiliations":[{"raw_affiliation_string":"Warsaw University of Technology, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Warsaw University of Technology. M.Rakowski@elka.pw.edu.pl","institution_ids":["https://openalex.org/I108403487"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059391257"],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":0.6365,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72911683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"43","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.8555716276168823},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6477320790290833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.605525016784668},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5627773404121399},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49831628799438477},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.47787514328956604},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4630598723888397},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.453986793756485},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4497060477733612},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.43942689895629883},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42846575379371643},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4193671941757202},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4106985926628113},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3779401481151581},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3527853488922119},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33037814497947693},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.3036957383155823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2747289836406708},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2701495289802551},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15511196851730347},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12438160181045532},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09011712670326233}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.8555716276168823},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6477320790290833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.605525016784668},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5627773404121399},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49831628799438477},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.47787514328956604},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4630598723888397},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.453986793756485},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4497060477733612},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43942689895629883},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42846575379371643},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4193671941757202},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4106985926628113},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3779401481151581},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3527853488922119},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33037814497947693},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3036957383155823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2747289836406708},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2701495289802551},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15511196851730347},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12438160181045532},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09011712670326233},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2007.4295251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2007.4295251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.74.2034","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.74.2034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.pld.ttu.ee/~jaan/PDF/p141.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W59256056","https://openalex.org/W1520159937","https://openalex.org/W1554885925","https://openalex.org/W1579373034","https://openalex.org/W1695545649","https://openalex.org/W1833973233","https://openalex.org/W2004014107","https://openalex.org/W2024075038","https://openalex.org/W2098112833","https://openalex.org/W2114888195","https://openalex.org/W2115753067","https://openalex.org/W2130300051","https://openalex.org/W2149107969","https://openalex.org/W2158315456","https://openalex.org/W4302458519","https://openalex.org/W6633069435","https://openalex.org/W6634368208"],"related_works":["https://openalex.org/W2051500795","https://openalex.org/W3150960233","https://openalex.org/W2107097146","https://openalex.org/W2149684986","https://openalex.org/W1979430825","https://openalex.org/W2158452378","https://openalex.org/W2136209080","https://openalex.org/W2162747415","https://openalex.org/W2542800311","https://openalex.org/W2101984874"],"abstract_inverted_index":{"As":[0],"shown":[1],"by":[2,123,139],"previous":[3],"studies,":[4],"shorts":[5],"between":[6],"the":[7,14,32,60,67,70,96,112],"interconnect":[8],"wires":[9],"should":[10],"be":[11,109,121],"considered":[12],"as":[13,31],"predominant":[15],"cause":[16],"of":[17,64,69,94,99],"failures":[18],"in":[19,134],"CMOS":[20],"circuits.":[21],"Fault":[22],"models":[23],"and":[24,126,146],"tools":[25],"for":[26,41,58,80],"targeting":[27],"these":[28],"defects,":[29],"such":[30,117],"bridging":[33,81,118],"fault":[34],"test":[35,77],"pattern":[36,78],"generators":[37],"have":[38,101],"been":[39],"available":[40],"a":[42,49,92,124,140],"long":[43],"time.":[44],"However,":[45],"this":[46,135],"paper":[47,136],"proposes":[48],"new":[50],"hierarchical":[51],"approach":[52],"based":[53],"on":[54,66,84],"critical":[55],"area":[56],"extraction":[57],"identifying":[59],"possible":[61,97],"shorted":[62],"pairs":[63,98],"nets":[65,100],"basis":[68],"chip":[71],"layout":[72],"information,":[73],"combined":[74],"with":[75],"logic-level":[76,113],"generation":[79],"faults.":[82],"Experiments":[83],"real":[85],"design":[86,141],"layouts":[87],"will":[88,107],"show":[89],"that":[90,114],"only":[91],"fraction":[93],"all":[95,116],"non-zero":[102],"shorting":[103],"probabilities.":[104],"Furthermore,":[105],"it":[106],"also":[108],"proven":[110],"at":[111],"nearly":[115],"faults":[119],"can":[120],"tested":[122],"simple":[125],"robust":[127],"one-pattern":[128],"logic":[129],"test.":[130],"The":[131],"methods":[132],"proposed":[133],"are":[137],"supported":[138],"flow":[142],"implementing":[143],"existing":[144],"commercial":[145],"academic":[147],"CAD":[148],"software.":[149]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}