{"id":"https://openalex.org/W2158334357","doi":"https://doi.org/10.1109/ddecs.2006.1649636","title":"FITTest BENCH06: A New Set of Benchmark Circuits Reflecting Testability Properties","display_name":"FITTest BENCH06: A New Set of Benchmark Circuits Reflecting Testability Properties","publication_year":2006,"publication_date":"2006-07-10","ids":{"openalex":"https://openalex.org/W2158334357","doi":"https://doi.org/10.1109/ddecs.2006.1649636","mag":"2158334357"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2006.1649636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012506999","display_name":"Tom\u00e1\u0161 Pe\u010denka","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"T. Pecenka","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040514508","display_name":"Zden\u011bk Kot\u00e1sek","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Z. Kotasek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055549968","display_name":"Luk\u00e1\u0161 Sekanina","orcid":"https://orcid.org/0000-0002-2693-9011"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"L. Sekanina","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.8538,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74857608,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"283","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.9401121139526367},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6737937331199646},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6602264642715454},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6348332166671753},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5771700143814087},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46000081300735474},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3958822786808014},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16407686471939087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14751595258712769},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.05949997901916504}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.9401121139526367},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6737937331199646},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6602264642715454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6348332166671753},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5771700143814087},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46000081300735474},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3958822786808014},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16407686471939087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14751595258712769},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.05949997901916504},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2006.1649636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W8401396","https://openalex.org/W93453105","https://openalex.org/W183075413","https://openalex.org/W1485786366","https://openalex.org/W1559645670","https://openalex.org/W1965466256","https://openalex.org/W2126693329","https://openalex.org/W2127099598","https://openalex.org/W2138642581","https://openalex.org/W2151193658","https://openalex.org/W2152406824","https://openalex.org/W2162493055","https://openalex.org/W4210814578","https://openalex.org/W4248396667","https://openalex.org/W4285719527","https://openalex.org/W6600334915","https://openalex.org/W6603877144","https://openalex.org/W6607375302"],"related_works":["https://openalex.org/W2393524141","https://openalex.org/W2378211422","https://openalex.org/W2365130684","https://openalex.org/W2370255574","https://openalex.org/W4400235630","https://openalex.org/W2048582679","https://openalex.org/W4244121214","https://openalex.org/W2119203629","https://openalex.org/W2782226720","https://openalex.org/W2373135325"],"abstract_inverted_index":{"The":[0,17,29,71],"FITTest_BENCH06":[1],"set":[2,30],"of":[3,12,19,32,38,59],"synthetic":[4],"benchmark":[5,20,72,90,101],"circuits":[6,21,34,49,73,102],"is":[7,27,64,94],"presented":[8],"for":[9,56],"the":[10,78,83,89],"evaluation":[11],"diagnostic":[13,25,52,107],"methods":[14],"and":[15,45,69,82,106],"tools.":[16],"structure":[18],"together":[22],"with":[23,50,103],"their":[24],"properties":[26,53,108],"described.":[28],"consists":[31],"31":[33],"at":[35,77],"various":[36],"levels":[37],"complexity":[39,61,105],"(2000,":[40],"10000,":[41],"28000,":[42],"100000,":[43],"150000":[44],"300000":[46],"gates).":[47],"Four":[48],"different":[51],"are":[54,74],"available":[55,75],"each":[57],"level":[58,81],"circuit":[60],"(fault":[62],"coverage":[63],"approx.":[65],"0%,":[66],"33%,":[67],"66%":[68],"100%).":[70],"both":[76],"register":[79],"transfer":[80],"gate":[84],"level.":[85],"In":[86],"addition":[87],"to":[88,99],"set,":[91],"a":[92],"method":[93],"described":[95],"that":[96],"was":[97],"used":[98],"develop":[100],"required":[104]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}