{"id":"https://openalex.org/W1929358684","doi":"https://doi.org/10.1109/ddecs.2006.1649618","title":"Collective Communication AAB for Regular and Irregular Topology Based on Prediction of Conflicts","display_name":"Collective Communication AAB for Regular and Irregular Topology Based on Prediction of Conflicts","publication_year":2006,"publication_date":"2006-07-10","ids":{"openalex":"https://openalex.org/W1929358684","doi":"https://doi.org/10.1109/ddecs.2006.1649618","mag":"1929358684"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2006.1649618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062556818","display_name":"Miloslav Ohl\u00eddal","orcid":"https://orcid.org/0000-0002-4207-3641"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"M. Ohlidal","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Fac. of Inf. Technol., Brno Univ. of Technol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Fac. of Inf. Technol., Brno Univ. of Technol","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111609675","display_name":"Joseph Schwarz","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"J. Schwarz","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Fac. of Inf. Technol., Brno Univ. of Technol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Fac. of Inf. Technol., Brno Univ. of Technol","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"222","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7187808156013489},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6670936346054077},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6534774899482727},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.6451447606086731},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5885166525840759},{"id":"https://openalex.org/keywords/multiprocessor-scheduling","display_name":"Multiprocessor scheduling","score":0.48647281527519226},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4842817187309265},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4537608027458191},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.4175987243652344},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38901281356811523},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3519635796546936},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.17728319764137268},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.1382923722267151},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.13615167140960693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12580272555351257},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10950475931167603},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0762014389038086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7187808156013489},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6670936346054077},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6534774899482727},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.6451447606086731},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5885166525840759},{"id":"https://openalex.org/C85924588","wikidata":"https://www.wikidata.org/wiki/Q107419135","display_name":"Multiprocessor scheduling","level":5,"score":0.48647281527519226},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4842817187309265},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4537608027458191},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.4175987243652344},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38901281356811523},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3519635796546936},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.17728319764137268},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.1382923722267151},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.13615167140960693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12580272555351257},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10950475931167603},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0762014389038086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2006.1649618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1889207851","https://openalex.org/W2106799269","https://openalex.org/W2130264930","https://openalex.org/W2266403742"],"related_works":["https://openalex.org/W2155564881","https://openalex.org/W1833217363","https://openalex.org/W2161267363","https://openalex.org/W2062808533","https://openalex.org/W1809394610","https://openalex.org/W2134658009","https://openalex.org/W1511880291","https://openalex.org/W2101300711","https://openalex.org/W2153689068","https://openalex.org/W2618418901"],"abstract_inverted_index":{"Collective":[0],"communications":[1,33],"involving":[2],"all":[3],"processors":[4],"are":[5],"frequently":[6],"used":[7],"in":[8,34,43],"the":[9,24,38,60],"solution":[10],"of":[11,31,46,53,63],"demanding":[12],"parallel":[13],"problems":[14],"and":[15],"their":[16],"time":[17],"complexity":[18],"has":[19],"a":[20],"dramatic":[21],"impact":[22],"on":[23],"performance.":[25],"This":[26],"paper":[27],"deals":[28],"with":[29],"scheduling":[30],"collective":[32],"multiprocessor":[35],"networks":[36],"using":[37],"store-and-forward":[39],"switching":[40],"technique":[41,52],"resulting":[42],"minimum":[44],"number":[45],"communication":[47,54,65],"steps.":[48],"We":[49],"designed":[50],"novel":[51],"conflict":[55],"prediction,":[56],"which":[57],"significantly":[58],"increases":[59],"success":[61],"rate":[62],"optimal":[64],"schedule":[66]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}