{"id":"https://openalex.org/W2122502560","doi":"https://doi.org/10.1109/ddecs.2006.1649605","title":"Design-for-Test of Asynchronous Networks-on-Chip","display_name":"Design-for-Test of Asynchronous Networks-on-Chip","publication_year":2006,"publication_date":"2006-07-10","ids":{"openalex":"https://openalex.org/W2122502560","doi":"https://doi.org/10.1109/ddecs.2006.1649605","mag":"2122502560"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2006.1649605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022587617","display_name":"Xuan\u2010Tu Tran","orcid":"https://orcid.org/0000-0003-4259-9579"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Xuan-Tu Tran","raw_affiliation_strings":["CEA/LETI, Grenoble, France","INPG-LCIS, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA/LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]},{"raw_affiliation_string":"INPG-LCIS, Valence, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110223289","display_name":"V. Beroulle","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Beroulle","raw_affiliation_strings":["INPG-LCIS, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INPG-LCIS, Valence, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037635558","display_name":"Jean Durupt","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Durupt","raw_affiliation_strings":["CEA/LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA/LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110137341","display_name":"C. Robach","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Robach","raw_affiliation_strings":["INPG-LCIS, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INPG-LCIS, Valence, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103138824","display_name":"F. Bertrand","orcid":"https://orcid.org/0000-0003-4837-0425"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Bertrand","raw_affiliation_strings":["CEA/LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA/LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.18981794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9638488292694092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7649085521697998},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.7092612385749817},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6515666246414185},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.568723201751709},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5573213696479797},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5377040505409241},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5108785033226013},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4425897002220154},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42577195167541504},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.31630370020866394},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2773491144180298},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11017051339149475},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09919342398643494}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9638488292694092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7649085521697998},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.7092612385749817},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6515666246414185},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.568723201751709},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5573213696479797},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5377040505409241},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5108785033226013},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4425897002220154},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42577195167541504},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.31630370020866394},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2773491144180298},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11017051339149475},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09919342398643494},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2006.1649605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00218149v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00218149","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Apr 2006, Prague, Czech Republic. pp. 163-167","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1546435617","https://openalex.org/W1548168045","https://openalex.org/W1599120076","https://openalex.org/W2007787415","https://openalex.org/W2031273683","https://openalex.org/W2031732101","https://openalex.org/W2036743800","https://openalex.org/W2100382727","https://openalex.org/W2102924712","https://openalex.org/W2114453311","https://openalex.org/W2123184444","https://openalex.org/W2139882509","https://openalex.org/W2139980821","https://openalex.org/W2160642395","https://openalex.org/W2164203755","https://openalex.org/W2503952136","https://openalex.org/W4242530255","https://openalex.org/W4253638730"],"related_works":["https://openalex.org/W2095703739","https://openalex.org/W4312516786","https://openalex.org/W1502478103","https://openalex.org/W2109350679","https://openalex.org/W60393894","https://openalex.org/W158833317","https://openalex.org/W2325117947","https://openalex.org/W628161287","https://openalex.org/W794031490","https://openalex.org/W2349909378"],"abstract_inverted_index":{"Thanks":[0],"to":[1,9,39,55],"many":[2],"advantages,":[3],"asynchronous":[4,20,50,58,76,80,90,104],"circuits":[5,91],"have":[6],"been":[7],"used":[8],"solve":[10],"the":[11,27,57,65,70,75],"interconnect":[12],"problems":[13],"faced":[14],"by":[15],"system-on-chip":[16],"(SoC)":[17],"designers.":[18],"Some":[19],"networks-on-chip":[21],"(NoCs)":[22],"architectures":[23,43],"are":[24],"proposed":[25],"for":[26,36],"communication":[28,42,59],"within":[29],"SoCs,":[30],"but":[31],"lack":[32],"methodology":[33],"and":[34,69,92],"support":[35],"manufacturing":[37],"test":[38,56],"ensure":[40],"these":[41],"work":[44],"correctly.":[45],"We":[46],"present":[47],"an":[48,94,103],"innovative":[49],"DfT":[51,81],"architecture":[52,82],"that":[53],"allows":[54],"network":[60,72],"architectures,":[61],"as":[62,64],"well":[63],"synchronous":[66],"computing":[67],"resources":[68],"asynchronous/synchronous":[71],"interfaces":[73],"on":[74],"NoC-based":[77,105],"SoCs.":[78],"This":[79],"is":[83],"implemented":[84],"in":[85,102],"quasi":[86],"delay":[87],"insensitive":[88],"(QDI)":[89],"uses":[93],"area":[95],"of":[96,107],"about":[97],"20":[98],"*":[99],"8":[100],"Kgates":[101],"SoC":[106],"4.5":[108],"Mgates":[109],"without":[110],"memories.":[111]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}