{"id":"https://openalex.org/W2117556230","doi":"https://doi.org/10.1109/ddecs.2006.1649598","title":"Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor","display_name":"Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor","publication_year":2006,"publication_date":"2006-07-10","ids":{"openalex":"https://openalex.org/W2117556230","doi":"https://doi.org/10.1109/ddecs.2006.1649598","mag":"2117556230"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2006.1649598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087975892","display_name":"Aki Penttinen","orcid":null},"institutions":[{"id":"https://openalex.org/I63548447","display_name":"Lappeenranta-Lahti University of Technology","ror":"https://ror.org/0208vgz68","country_code":"FI","type":"education","lineage":["https://openalex.org/I63548447"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Penttinen","raw_affiliation_strings":["Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","Dept. of Electr. Eng., Lappeenranta Univ. of Technol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","institution_ids":["https://openalex.org/I63548447"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Lappeenranta Univ. of Technol","institution_ids":["https://openalex.org/I63548447"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036374601","display_name":"Rafa\u0142 P. Jastrz\u0119bski","orcid":"https://orcid.org/0000-0002-4401-5533"},"institutions":[{"id":"https://openalex.org/I63548447","display_name":"Lappeenranta-Lahti University of Technology","ror":"https://ror.org/0208vgz68","country_code":"FI","type":"education","lineage":["https://openalex.org/I63548447"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"R. Jastrzebski","raw_affiliation_strings":["Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","Dept. of Electr. Eng., Lappeenranta Univ. of Technol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","institution_ids":["https://openalex.org/I63548447"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Lappeenranta Univ. of Technol","institution_ids":["https://openalex.org/I63548447"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049174185","display_name":"R. Pollanen","orcid":null},"institutions":[{"id":"https://openalex.org/I63548447","display_name":"Lappeenranta-Lahti University of Technology","ror":"https://ror.org/0208vgz68","country_code":"FI","type":"education","lineage":["https://openalex.org/I63548447"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"R. Pollanen","raw_affiliation_strings":["Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","Dept. of Electr. Eng., Lappeenranta Univ. of Technol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","institution_ids":["https://openalex.org/I63548447"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Lappeenranta Univ. of Technol","institution_ids":["https://openalex.org/I63548447"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085344396","display_name":"Olli Pyrh\u00f6nen","orcid":"https://orcid.org/0000-0002-7967-0474"},"institutions":[{"id":"https://openalex.org/I63548447","display_name":"Lappeenranta-Lahti University of Technology","ror":"https://ror.org/0208vgz68","country_code":"FI","type":"education","lineage":["https://openalex.org/I63548447"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"O. Pyrhonen","raw_affiliation_strings":["Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","Dept. of Electr. Eng., Lappeenranta Univ. of Technol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Lappeenranta University of Technology, Lappeeranta, Finland","institution_ids":["https://openalex.org/I63548447"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Lappeenranta Univ. of Technol","institution_ids":["https://openalex.org/I63548447"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63548447"],"apc_list":null,"apc_paid":null,"fwci":0.918,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80494473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8926076889038086},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8569725155830383},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.8446654677391052},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7635480165481567},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7071219682693481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6865285038948059},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5618271827697754},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4718838930130005},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41476595401763916},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4139987826347351},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19275620579719543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08275899291038513},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.059534430503845215}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8926076889038086},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8569725155830383},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.8446654677391052},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7635480165481567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7071219682693481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6865285038948059},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5618271827697754},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4718838930130005},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41476595401763916},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4139987826347351},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19275620579719543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08275899291038513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.059534430503845215},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2006.1649598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1505212857","https://openalex.org/W2534361049"],"related_works":["https://openalex.org/W138412134","https://openalex.org/W3147005146","https://openalex.org/W2108078705","https://openalex.org/W2993910401","https://openalex.org/W2062141481","https://openalex.org/W1836768014","https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"provide":[5,30],"a":[6,63],"fast":[7],"and":[8,15,21],"flexible":[9],"hardware":[10],"for":[11,44,56],"embedded":[12,76],"control":[13,91],"systems":[14],"signal":[16,50],"processing.":[17],"Despite":[18],"this,":[19],"tracing":[20,51,57],"monitoring":[22],"of":[23,70,80],"internal":[24,68],"signals":[25,69],"is":[26,83],"awkward.":[27],"FPGA":[28,71],"vendors":[29],"their":[31],"own":[32],"tools":[33,52],"to":[34,65],"solve":[35],"the":[36,67],"debugging":[37],"problems":[38],"but":[39],"they":[40],"are":[41,53],"not":[42],"sufficient":[43],"real":[45],"time":[46],"monitoring.":[47],"Instead,":[48],"these":[49],"good":[54],"especially":[55],"timing":[58],"issues.":[59],"This":[60],"paper":[61],"presents":[62],"method":[64,82],"monitor":[66],"circuits":[72],"by":[73],"using":[74],"an":[75,86],"microprocessor.":[77],"The":[78],"efficiency":[79],"this":[81],"demonstrated":[84],"with":[85],"FPGA-based":[87],"active":[88],"magnetic":[89],"bearing":[90],"hardware.":[92]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}