{"id":"https://openalex.org/W2151941088","doi":"https://doi.org/10.1109/ddecs.2006.1649589","title":"Behavioral modeling of WCDMA transceiver with VHDL-AMS language","display_name":"Behavioral modeling of WCDMA transceiver with VHDL-AMS language","publication_year":2006,"publication_date":"2006-07-10","ids":{"openalex":"https://openalex.org/W2151941088","doi":"https://doi.org/10.1109/ddecs.2006.1649589","mag":"2151941088"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2006.1649589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019311049","display_name":"Yves Joannon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Y. Joannon","raw_affiliation_strings":["LCIS/INPG, ESISAR, Valence, France","STMICROELECTRONICS, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, ESISAR, Valence, France","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"STMICROELECTRONICS, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110223289","display_name":"V. Beroulle","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"V. Beroulle","raw_affiliation_strings":["LCIS/INPG, ESISAR, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, ESISAR, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013625951","display_name":"Rami G. Khouri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"R. Khouri","raw_affiliation_strings":["LCIS/INPG, ESISAR, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, ESISAR, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110137341","display_name":"C. Robach","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Robach","raw_affiliation_strings":["LCIS/INPG, ESISAR, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, ESISAR, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015509272","display_name":"Sma\u00efl Tedjini","orcid":"https://orcid.org/0000-0003-2058-6638"},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Tedjini","raw_affiliation_strings":["LCIS/INPG, ESISAR, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, ESISAR, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108530768","display_name":"J.L. Carbonero","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.-L. Carbonero","raw_affiliation_strings":["STMICROELECTRONICS, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMICROELECTRONICS, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2081,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.89533419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10148","display_name":"Advanced MIMO Systems Optimization","score":0.9674000144004822,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.9661142826080322},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7934179306030273},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7602517604827881},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.7573273777961731},{"id":"https://openalex.org/keywords/w-cdma","display_name":"W-CDMA","score":0.7549216747283936},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7230104804039001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6474519371986389},{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.5194815397262573},{"id":"https://openalex.org/keywords/modeling-language","display_name":"Modeling language","score":0.4517955780029297},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42769408226013184},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4100782871246338},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2876529097557068},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25384312868118286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2168079912662506},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1994938850402832},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1284465491771698},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11660802364349365},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11387321352958679},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.11099109053611755}],"concepts":[{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.9661142826080322},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7934179306030273},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7602517604827881},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.7573273777961731},{"id":"https://openalex.org/C120620775","wikidata":"https://www.wikidata.org/wiki/Q79686","display_name":"W-CDMA","level":3,"score":0.7549216747283936},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7230104804039001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6474519371986389},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.5194815397262573},{"id":"https://openalex.org/C179603123","wikidata":"https://www.wikidata.org/wiki/Q1941921","display_name":"Modeling language","level":3,"score":0.4517955780029297},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42769408226013184},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4100782871246338},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2876529097557068},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25384312868118286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2168079912662506},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1994938850402832},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1284465491771698},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11660802364349365},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11387321352958679},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.11099109053611755},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2006.1649589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.372.5940","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.372.5940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.archives-ouvertes.fr/docs/00/25/03/97/PDF/DDECS_2006_JOANNON.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W50383589","https://openalex.org/W566385658","https://openalex.org/W1517072937","https://openalex.org/W2131746909","https://openalex.org/W2135089826","https://openalex.org/W2534010040","https://openalex.org/W2775001149","https://openalex.org/W2910465727","https://openalex.org/W6615964672","https://openalex.org/W6679711110","https://openalex.org/W6746903493"],"related_works":["https://openalex.org/W2376830102","https://openalex.org/W4298150920","https://openalex.org/W1491192879","https://openalex.org/W2151941088","https://openalex.org/W2117682489","https://openalex.org/W2111433377","https://openalex.org/W2011215728","https://openalex.org/W1594133673","https://openalex.org/W1655601637","https://openalex.org/W2103194942"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"the":[3,52],"behavioral":[4,20],"modeling":[5],"of":[6,24],"a":[7,42,60],"WCDMA":[8,19],"transceiver.":[9],"The":[10,18,32,46],"model":[11,21,38,47],"has":[12,48],"been":[13,49],"developed":[14],"in":[15,41],"VHDL-AMS":[16],"language.":[17],"is":[22,39],"made":[23],"RF":[25],"parameters":[26],"like":[27],"gain,":[28],"impedance,":[29],"IIP,":[30],"leakages.":[31],"methodology":[33],"used":[34],"to":[35],"develop":[36],"this":[37],"included":[40],"top-down":[43],"design":[44],"flow.":[45],"validated":[50],"by":[51],"comparisons":[53],"between":[54],"simulation":[55],"results":[56],"and":[57],"measurements":[58],"on":[59],"silicon":[61],"prototype":[62]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}