{"id":"https://openalex.org/W2141714970","doi":"https://doi.org/10.1109/ddecs.2006.1649570","title":"ReCoM: A new Reconfigurable Compute Fabric Architecture for Computation-Intensive Applications","display_name":"ReCoM: A new Reconfigurable Compute Fabric Architecture for Computation-Intensive Applications","publication_year":2006,"publication_date":"2006-07-10","ids":{"openalex":"https://openalex.org/W2141714970","doi":"https://doi.org/10.1109/ddecs.2006.1649570","mag":"2141714970"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2006.1649570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"L. Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Automatica e Informatica, Politecnico di Torino#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Automatica e Informatica, Politecnico di Torino#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087219426","display_name":"M. Violante","orcid":"https://orcid.org/0000-0002-5821-3418"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Violante","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipt. di Automatica e Informatica, Politecnico di Torino#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Automatica e Informatica, Politecnico di Torino#TAB#","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021426042"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.8514,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74260144,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"52","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7064932584762573},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6892586350440979},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6439181566238403},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6131797432899475},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6077049970626831},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5572969317436218},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5373740196228027},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4804789125919342},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4613404870033264},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4186484217643738},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3492680788040161},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33990955352783203},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.23309943079948425},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09827923774719238}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7064932584762573},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6892586350440979},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6439181566238403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6131797432899475},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6077049970626831},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5572969317436218},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5373740196228027},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4804789125919342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4613404870033264},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4186484217643738},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3492680788040161},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33990955352783203},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.23309943079948425},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09827923774719238},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2006.1649570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2006.1649570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1669923","is_oa":false,"landing_page_url":"http://porto.polito.it/1669923/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W52105682","https://openalex.org/W2025787141","https://openalex.org/W2113534515","https://openalex.org/W2122992089","https://openalex.org/W2130227050","https://openalex.org/W2132705794","https://openalex.org/W2165099691","https://openalex.org/W2166911156","https://openalex.org/W3143533263","https://openalex.org/W6602205832","https://openalex.org/W6684268144"],"related_works":["https://openalex.org/W2545964721","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2204566833"],"abstract_inverted_index":{"Reconfigurable":[0],"mixed":[1],"grain":[2],"(ReCoM)":[3],"is":[4],"a":[5,14,20,24,32,36,46,75],"novel":[6],"reconfigurable":[7,16,25,38,42],"compute":[8],"fabric":[9],"(RCF)":[10],"architecture":[11,69],"based":[12],"on":[13],"mixed-grain":[15],"array":[17,40],"which":[18],"combines":[19],"RISC":[21,34],"microprocessor":[22],"and":[23,56,60,70],"hardware":[26],"for":[27,74],"computation-intensive":[28],"applications.":[29],"ReCoM":[30,68],"comprises":[31],"modified":[33],"microprocessor,":[35],"dynamically":[37],"processing":[39,78],"including":[41],"cells":[43],"formed":[44],"by":[45],"64-bits":[47],"ALU,":[48],"look":[49],"up":[50],"tables":[51],"(LUTs),":[52],"word-level":[53],"arithmetic":[54],"units,":[55],"an":[57],"efficient":[58],"configuration":[59],"data":[61],"memory":[62],"architecture.":[63],"This":[64],"paper":[65],"describes":[66],"the":[67],"presents":[71],"its":[72],"effectiveness":[73],"digital":[76],"signal":[77],"benchmark":[79],"application":[80]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}