{"id":"https://openalex.org/W4417249362","doi":"https://doi.org/10.1109/dcis67520.2025.11281915","title":"Performance Analysis of Convolution Function for IA Edge Computing Acceleration Using a 32-bit RISC-V CPU Implementation","display_name":"Performance Analysis of Convolution Function for IA Edge Computing Acceleration Using a 32-bit RISC-V CPU Implementation","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4417249362","doi":"https://doi.org/10.1109/dcis67520.2025.11281915"},"language":null,"primary_location":{"id":"doi:10.1109/dcis67520.2025.11281915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002738803","display_name":"David Cantero","orcid":"https://orcid.org/0000-0002-0396-4644"},"institutions":[{"id":"https://openalex.org/I4210136402","display_name":"Tekniker","ror":"https://ror.org/033vryh36","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210136402"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"David Cantero","raw_affiliation_strings":["Unidad de Electr&#x00F3;nica y Comunicaciones,TEKNIKER, Basque Research &#x0026; Technology Alliance (BRTA),Eibar,Spain"],"affiliations":[{"raw_affiliation_string":"Unidad de Electr&#x00F3;nica y Comunicaciones,TEKNIKER, Basque Research &#x0026; Technology Alliance (BRTA),Eibar,Spain","institution_ids":["https://openalex.org/I4210136402"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120775678","display_name":"Alexander Ugena","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136402","display_name":"Tekniker","ror":"https://ror.org/033vryh36","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210136402"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alexander Ugena","raw_affiliation_strings":["Unidad de Electr&#x00F3;nica y Comunicaciones,TEKNIKER, Basque Research &#x0026; Technology Alliance (BRTA),Eibar,Spain"],"affiliations":[{"raw_affiliation_string":"Unidad de Electr&#x00F3;nica y Comunicaciones,TEKNIKER, Basque Research &#x0026; Technology Alliance (BRTA),Eibar,Spain","institution_ids":["https://openalex.org/I4210136402"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Laura Sanz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136402","display_name":"Tekniker","ror":"https://ror.org/033vryh36","country_code":"ES","type":"nonprofit","lineage":["https://openalex.org/I4210136402"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Laura Sanz","raw_affiliation_strings":["Unidad de Electr&#x00F3;nica y Comunicaciones,TEKNIKER, Basque Research &#x0026; Technology Alliance (BRTA),Eibar,Spain"],"affiliations":[{"raw_affiliation_string":"Unidad de Electr&#x00F3;nica y Comunicaciones,TEKNIKER, Basque Research &#x0026; Technology Alliance (BRTA),Eibar,Spain","institution_ids":["https://openalex.org/I4210136402"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048528838","display_name":"Alejandro Arteaga","orcid":"https://orcid.org/0000-0001-5853-0731"},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alejandro Arteaga","raw_affiliation_strings":["University of the Basque Country (UPV/EHU),Departamento de Tecnolog&#x00ED;a Electr&#x00F3;nica,Bilbao,Spain"],"affiliations":[{"raw_affiliation_string":"University of the Basque Country (UPV/EHU),Departamento de Tecnolog&#x00ED;a Electr&#x00F3;nica,Bilbao,Spain","institution_ids":["https://openalex.org/I169108374"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030280508","display_name":"Armando Astarloa","orcid":"https://orcid.org/0000-0002-6330-1922"},"institutions":[{"id":"https://openalex.org/I169108374","display_name":"University of the Basque Country","ror":"https://ror.org/000xsnr85","country_code":"ES","type":"education","lineage":["https://openalex.org/I169108374"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Armando Astarloa","raw_affiliation_strings":["University of the Basque Country (UPV/EHU),Departamento de Tecnolog&#x00ED;a Electr&#x00F3;nica,Bilbao,Spain"],"affiliations":[{"raw_affiliation_string":"University of the Basque Country (UPV/EHU),Departamento de Tecnolog&#x00ED;a Electr&#x00F3;nica,Bilbao,Spain","institution_ids":["https://openalex.org/I169108374"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002738803"],"corresponding_institution_ids":["https://openalex.org/I4210136402"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42066269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.25290000438690186,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.25290000438690186,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.20360000431537628,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.08950000256299973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5978000164031982},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5895000100135803},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5676000118255615},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5156000256538391},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.4999000132083893},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47920000553131104},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4690000116825104},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.4228000044822693},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.396699994802475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785999774932861},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5978000164031982},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5895000100135803},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5676000118255615},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5156000256538391},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.4999000132083893},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47920000553131104},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4690000116825104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4424999952316284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4424000084400177},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.4228000044822693},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40119999647140503},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.396699994802475},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.36070001125335693},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.34689998626708984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3237999975681305},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32260000705718994},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.32100000977516174},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3188000023365021},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.31029999256134033},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.29429998993873596},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.27559998631477356},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.2669999897480011},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.26100000739097595},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.2597000002861023},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.25699999928474426},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.25060001015663147},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2502000033855438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis67520.2025.11281915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W4293093193","https://openalex.org/W4383501824","https://openalex.org/W4395028770"],"related_works":[],"abstract_inverted_index":{"This":[0,35,231],"work":[1],"presents":[2],"a":[3,96,164,216],"Convolution":[4],"IP":[5],"coprocessor":[6],"(CIP)":[7],"for":[8,182],"RISC-V":[9,52,180],"CPUs":[10],"to":[11,50,62,66,75,117,137,149,162,188],"accelerate":[12,67],"convolution":[13,166],"operation":[14],"between":[15],"the":[16,24,32,38,47,51,118,121,127,139,150,156,190,203,207,233],"<tex":[17,25],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[18,26],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$2":[19,27],"\\times":[20,28],"2$</tex>":[21,29],"kernel":[22],"and":[23,56,108,176,184,235],"portion":[30],"of":[31,40,155,158,198,206,218,228,237],"input":[33],"layer.":[34],"processing":[36,80],"is":[37,60,104,115,147,173],"basis":[39],"many":[41],"artificial":[42],"vision":[43,79],"algorithms":[44],"required":[45],"in":[46,87,95,126,153,226],"industry.":[48],"Thanks":[49],"open":[53],"instruction":[54],"set":[55],"flexible":[57],"architecture,":[58],"it":[59],"feasible":[61],"explore":[63],"different":[64],"ways":[65],"heavy":[68],"computations":[69],"that":[70],"nowadays":[71],"impose":[72],"relevant":[73],"drawbacks":[74],"deploying":[76],"some":[77],"advanced":[78],"on":[81,106],"resourceconstrained":[82],"semiconductor":[83],"devices":[84],"widely":[85],"used":[86],"industrial":[88],"applications.":[89],"The":[90,113,144,170,196],"CIP":[91,114,145,208],"has":[92,130],"been":[93,131],"included":[94],"custom":[97],"SoC":[98],"RISC-V-based":[99],"prototype":[100],"named":[101],"SoC4cris,":[102],"which":[103],"implemented":[105,132],"FPGA":[107],"65":[109],"nm":[110],"UDSM":[111],"technologies.":[112],"connected":[116],"CPU":[119,151],"via":[120],"AXI4-Lite":[122],"external":[123],"bus":[124],"interface":[125],"SoC.":[128],"It":[129,210],"using":[133],"fully":[134],"combinational":[135],"logic":[136],"achieve":[138],"maximum":[140],"computing":[141],"power":[142],"throughput.":[143],"performance":[146,152,191,200,214],"compared":[148],"terms":[154,227],"number":[157],"clock":[159],"cycles":[160],"needed":[161],"fulfill":[163],"complete":[165],"layer":[167],"computation":[168,213],"task.":[169],"same":[171],"test":[172],"executed":[174],"with":[175],"without":[177],"enabling":[178],"specific":[179],"extensions":[181],"integer":[183],"floating":[185],"point":[186],"arithmetic":[187],"analyze":[189],"versus":[192],"hardware":[193,229],"resource":[194],"trade-off.":[195],"results":[197],"our":[199,238],"analysis":[201],"demonstrate":[202],"exceptional":[204],"efficiency":[205],"coprocessor.":[209],"significantly":[211],"improves":[212],"by":[215],"factor":[217],"six,":[219],"all":[220],"while":[221],"introducing":[222],"no":[223],"considerable":[224],"overhead":[225],"resources.":[230],"underscores":[232],"robustness":[234],"reliability":[236],"design.":[239]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-12-11T00:00:00"}