{"id":"https://openalex.org/W4417249449","doi":"https://doi.org/10.1109/dcis67520.2025.11281909","title":"RISCV-SLIC: Rust Software-Level Interrupt Controller for RISC-V Microcontrollers","display_name":"RISCV-SLIC: Rust Software-Level Interrupt Controller for RISC-V Microcontrollers","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4417249449","doi":"https://doi.org/10.1109/dcis67520.2025.11281909"},"language":null,"primary_location":{"id":"doi:10.1109/dcis67520.2025.11281909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027736872","display_name":"Rom\u00e1n C\u00e1rdenas","orcid":"https://orcid.org/0000-0003-0762-4425"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Rom\u00e1n C\u00e1rdenas","raw_affiliation_strings":["Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072051824","display_name":"Pedro Malag\u00f3n","orcid":"https://orcid.org/0000-0002-8167-508X"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Malag\u00f3n","raw_affiliation_strings":["Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085179161","display_name":"Patricia Arroba","orcid":"https://orcid.org/0000-0002-0587-997X"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Patricia Arroba","raw_affiliation_strings":["Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076444089","display_name":"Josu\u00e9 Pag\u00e1n","orcid":"https://orcid.org/0000-0002-8357-7950"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Josu\u00e9 Pag\u00e1n","raw_affiliation_strings":["Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108005137","display_name":"Jos\u00e9 M. Moya","orcid":"https://orcid.org/0000-0001-7926-9384"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 M. Moya","raw_affiliation_strings":["Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Center for Computational Simulation, Universidad Politécnica de Madrid,Departamento de Ingeniería Electrónica,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5027736872"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.45968342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.45829999446868896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.45829999446868896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.24459999799728394,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.125,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9771999716758728},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.8112999796867371},{"id":"https://openalex.org/keywords/interrupt-handler","display_name":"Interrupt handler","score":0.744700014591217},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5879999995231628},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5023999810218811},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.38920000195503235},{"id":"https://openalex.org/keywords/reentrancy","display_name":"Reentrancy","score":0.3499999940395355}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9771999716758728},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.8112999796867371},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.744700014591217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7427999973297119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7041000127792358},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5879999995231628},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5023999810218811},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4731999933719635},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.38920000195503235},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35519999265670776},{"id":"https://openalex.org/C161406801","wikidata":"https://www.wikidata.org/wiki/Q963635","display_name":"Reentrancy","level":2,"score":0.3499999940395355},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.28790000081062317},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2856999933719635},{"id":"https://openalex.org/C109243995","wikidata":"https://www.wikidata.org/wiki/Q650553","display_name":"PIC microcontroller","level":3,"score":0.2734000086784363},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.27230000495910645},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.26809999346733093},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.26179999113082886},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.25130000710487366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25110000371932983}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis67520.2025.11281909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1988220683","https://openalex.org/W2093100591","https://openalex.org/W3112071620","https://openalex.org/W3205049031"],"related_works":[],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"present":[4],"SLIC,":[5],"our":[6],"Software-Level":[7],"Interrupt":[8],"Controller":[9],"designed":[10],"for":[11,24,50],"RISC-V":[12],"microcontrollers":[13],"and":[14,59,66],"implemented":[15],"in":[16],"Rust.":[17],"SLIC":[18],"provides":[19],"a":[20,30],"compile-time":[21],"configurable":[22],"abstraction":[23],"managing":[25],"multiple":[26],"software":[27],"interrupts":[28],"using":[29],"single":[31],"hardware":[32,65],"interrupt":[33,40],"source.":[34],"The":[35],"proposed":[36],"controller":[37],"enables":[38],"prioritized":[39],"handling":[41],"with":[42],"full":[43],"memory":[44],"safety":[45],"guarantees,":[46],"which":[47],"are":[48],"essential":[49],"developing":[51],"modern":[52],"safetycritical":[53],"applications.":[54],"We":[55],"demonstrate":[56],"its":[57,61],"functionality":[58],"validate":[60],"effectiveness":[62],"on":[63],"real":[64],"QEMU":[67],"emulation.":[68]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-11T00:00:00"}