{"id":"https://openalex.org/W4417249095","doi":"https://doi.org/10.1109/dcis67520.2025.11281900","title":"Three Decades of IMSE Neuromorphic Group","display_name":"Three Decades of IMSE Neuromorphic Group","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4417249095","doi":"https://doi.org/10.1109/dcis67520.2025.11281900"},"language":null,"primary_location":{"id":"doi:10.1109/dcis67520.2025.11281900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025922642","display_name":"B. Linares-Barranco","orcid":"https://orcid.org/0000-0002-1813-4889"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Bernab\u00e9 Linares-Barranco","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, (IMSE-CSIC-USE),Sevilla,Spain"],"raw_orcid":"https://orcid.org/0000-0002-1813-4889","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, (IMSE-CSIC-USE),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006993163","display_name":"Luis A. Camu\u00f1as-Mesa","orcid":"https://orcid.org/0000-0002-3425-854X"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis A. Camu\u00f1as-Mesa","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, (IMSE-CSIC-USE),Sevilla,Spain"],"raw_orcid":"https://orcid.org/0000-0002-3425-854X","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, (IMSE-CSIC-USE),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079540787","display_name":"Teresa Serrano\u2010Gotarredona","orcid":"https://orcid.org/0000-0001-5714-2526"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Teresa Serrano-Gotarredona","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, (IMSE-CSIC-USE),Sevilla,Spain"],"raw_orcid":"https://orcid.org/0000-0001-5714-2526","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, (IMSE-CSIC-USE),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025922642"],"corresponding_institution_ids":["https://openalex.org/I4210104545"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37791486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8910999894142151,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8910999894142151,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.036400001496076584,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.012000000104308128,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9869999885559082},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6080999970436096},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.43799999356269836},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.3508000075817108},{"id":"https://openalex.org/keywords/group","display_name":"Group (periodic table)","score":0.34769999980926514}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9869999885559082},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6080999970436096},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.576200008392334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5425000190734863},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.47679999470710754},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.43799999356269836},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.3508000075817108},{"id":"https://openalex.org/C2781311116","wikidata":"https://www.wikidata.org/wiki/Q83306","display_name":"Group (periodic table)","level":2,"score":0.34769999980926514},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.2842999994754791},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2718999981880188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2694000005722046},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2648000121116638},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.26019999384880066}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis67520.2025.11281900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8459722865","display_name":null,"funder_award_id":"101070908,101070679,101167870,PID2023-149071NB-C51,2024ICT057","funder_id":"https://openalex.org/F4320309359","funder_display_name":"Elon University"}],"funders":[{"id":"https://openalex.org/F4320309359","display_name":"Elon University","ror":"https://ror.org/01szgyb91"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W206948248","https://openalex.org/W1570877807","https://openalex.org/W1783145639","https://openalex.org/W1971963245","https://openalex.org/W1975801482","https://openalex.org/W1990404128","https://openalex.org/W2006500012","https://openalex.org/W2009875563","https://openalex.org/W2016574277","https://openalex.org/W2076661751","https://openalex.org/W2094502999","https://openalex.org/W2095725009","https://openalex.org/W2103212315","https://openalex.org/W2104561942","https://openalex.org/W2112181056","https://openalex.org/W2115448218","https://openalex.org/W2132870234","https://openalex.org/W2144706092","https://openalex.org/W2147030841","https://openalex.org/W2148008242","https://openalex.org/W2154891463","https://openalex.org/W2157628160","https://openalex.org/W2162651880","https://openalex.org/W2163630896","https://openalex.org/W2171851311","https://openalex.org/W2594491944","https://openalex.org/W2789360642","https://openalex.org/W2965106304","https://openalex.org/W2972000740","https://openalex.org/W3015932348","https://openalex.org/W3040838455","https://openalex.org/W3090440982","https://openalex.org/W4296079226","https://openalex.org/W4360605519","https://openalex.org/W4405429503","https://openalex.org/W4406694068"],"related_works":[],"abstract_inverted_index":{"In":[0],"the":[1,6,9,16,19,25,30,43,50,65,68,74,81,91],"paper,":[2],"we":[3],"will":[4],"discuss":[5],"evolution":[7],"of":[8,18,52],"neuromorphic":[10,21,40,53],"technology":[11,54],"since":[12],"its":[13,34],"origins":[14],"and":[15,33,61,80,101,105,115],"beginning":[17],"IMSE":[20,39],"group":[22,41,92],"activity":[23],"in":[24,90],"pioneering":[26,44],"CAVIAR":[27,46,66],"project":[28,47],"until":[29],"present":[31],"days":[32],"prospective":[35],"future":[36],"development.":[37],"The":[38],"coordinated":[42],"EU-FP5":[45],"which":[48],"demonstrated":[49],"potential":[51],"for":[55],"implementing":[56],"low-power":[57],"high-speed":[58],"sensing,":[59],"computing":[60],"actuation":[62],"systems.":[63],"Inside":[64],"project,":[67],"first":[69,75,82],"Dynamic":[70],"Vision":[71],"Sensor":[72],"(DVS),":[73],"spiking":[76,99],"convolution":[77],"CMOS":[78,103,108],"chip,":[79],"multi-module":[83],"closed-loop":[84],"sensing-processing-control-learning":[85],"were":[86],"demonstrated.":[87],"Further":[88],"developments":[89],"have":[93],"included":[94],"new":[95,98,102],"DVS":[96],"cameras,":[97],"processors,":[100],"chips":[104],"systems":[106],"combining":[107],"neurons":[109],"with":[110],"emerging":[111],"synaptic":[112],"devices":[113],"(RRAM":[114],"Ferroelectric":[116],"based":[117],"memristors)":[118],"exhibiting":[119],"biologically":[120],"plausible":[121],"spike-time-dependent-plasticity":[122],"learning":[123],"rules.":[124]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-12-11T00:00:00"}