{"id":"https://openalex.org/W4417249456","doi":"https://doi.org/10.1109/dcis67520.2025.11281895","title":"Robust DTMOS Schmitt-Trigger Circuits in 130 nm SOI CMOS for Sub-100mV Supply Voltage","display_name":"Robust DTMOS Schmitt-Trigger Circuits in 130 nm SOI CMOS for Sub-100mV Supply Voltage","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4417249456","doi":"https://doi.org/10.1109/dcis67520.2025.11281895"},"language":null,"primary_location":{"id":"doi:10.1109/dcis67520.2025.11281895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Muhammad Umer Khalid","orcid":null},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Muhammad Umer Khalid","raw_affiliation_strings":["Norwegian University of Science and Technology (NTNU),Faculty of Information Technology and Electrical Engineering,Department of Electronic Systems,Trondheim,Norway"],"affiliations":[{"raw_affiliation_string":"Norwegian University of Science and Technology (NTNU),Faculty of Information Technology and Electrical Engineering,Department of Electronic Systems,Trondheim,Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055804223","display_name":"Trond Ytterdal","orcid":"https://orcid.org/0000-0002-2109-833X"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Trond Ytterdal","raw_affiliation_strings":["Norwegian University of Science and Technology (NTNU),Faculty of Information Technology and Electrical Engineering,Department of Electronic Systems,Trondheim,Norway"],"affiliations":[{"raw_affiliation_string":"Norwegian University of Science and Technology (NTNU),Faculty of Information Technology and Electrical Engineering,Department of Electronic Systems,Trondheim,Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Snorre Aunet","raw_affiliation_strings":["Norwegian University of Science and Technology (NTNU),Faculty of Information Technology and Electrical Engineering,Department of Electronic Systems,Trondheim,Norway"],"affiliations":[{"raw_affiliation_string":"Norwegian University of Science and Technology (NTNU),Faculty of Information Technology and Electrical Engineering,Department of Electronic Systems,Trondheim,Norway","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204778367"],"apc_list":null,"apc_paid":null,"fwci":0.6558,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.77397129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5163999795913696,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5163999795913696,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.15569999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.0731000006198883,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6771000027656555},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6273000240325928},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6162999868392944},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5558000206947327},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5008999705314636},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5006999969482422},{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.4700999855995178},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.45890000462532043},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4553999900817871},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.4318999946117401}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6771000027656555},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6273000240325928},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6162999868392944},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6044999957084656},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5558000206947327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5170000195503235},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5008999705314636},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5006999969482422},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.4700999855995178},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.45890000462532043},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4553999900817871},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.4318999946117401},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4293000102043152},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.427700012922287},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.3824999928474426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35670000314712524},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.35280001163482666},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.3492000102996826},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3443000018596649},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.34279999136924744},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3425000011920929},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.34139999747276306},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3305000066757202},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3237000107765198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32010000944137573},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.3199999928474426},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3107999861240387},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.3075000047683716},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.30559998750686646},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.303600013256073},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.2939000129699707},{"id":"https://openalex.org/C85663104","wikidata":"https://www.wikidata.org/wiki/Q1559714","display_name":"Voltage multiplier","level":5,"score":0.2883000075817108},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.2770000100135803},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2743000090122223},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2728999853134155}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis67520.2025.11281895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W270615609","https://openalex.org/W1969081205","https://openalex.org/W1988698377","https://openalex.org/W2075966063","https://openalex.org/W2119935308","https://openalex.org/W2157321309","https://openalex.org/W2159448561","https://openalex.org/W2166206970","https://openalex.org/W2175322436","https://openalex.org/W2410179789","https://openalex.org/W2561559764","https://openalex.org/W2580425382","https://openalex.org/W2659585261","https://openalex.org/W2771677345","https://openalex.org/W2898646670","https://openalex.org/W3090292362","https://openalex.org/W3091166288","https://openalex.org/W3147809611","https://openalex.org/W4382541827","https://openalex.org/W4387411185","https://openalex.org/W4390659465","https://openalex.org/W4391838786","https://openalex.org/W4402450601"],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"to":[3],"utilize":[4],"a":[5,41,115],"dynamic":[6],"thresholdvoltage":[7],"MOSFET":[8],"(DTMOS)":[9],"technique":[10],"for":[11],"Schmitt-Trigger-based":[12],"circuits":[13,69,93],"that":[14,66,90],"significantly":[15],"enhances":[16],"the":[17,91,120,129],"Ion/Ioff":[18],"ratio":[19],"while":[20],"improving":[21],"robustness":[22],"against":[23,58],"process":[24],"variations":[25],"and":[26,30,37,55,85,102],"mismatch.":[27],"We":[28],"designed":[29],"validated":[31],"DTMOS":[32],"Schmitt":[33],"Trigger":[34],"(DST)":[35],"inverter":[36,131],"NAND":[38],"gates":[39],"in":[40],"commercial":[42],"130nm":[43],"SOI":[44],"CMOS":[45],"technology.":[46],"Comprehensive":[47],"post-layout":[48],"simulations":[49],"compared":[50],"noise":[51],"margins,":[52],"power":[53],"dissipation":[54],"propagation":[56],"delay":[57,108],"standard":[59],"Schmitt-Trigger":[60],"implementations.":[61],"Monte":[62],"Carlo":[63],"analysis":[64],"demonstrates":[65],"our":[67],"proposed":[68],"achieve":[70],"99.9%":[71],"yield":[72],"at":[73,109,134],"an":[74],"ultra-low":[75],"supply":[76],"voltage":[77,123],"of":[78,82],"60":[79],"mV.":[80,140],"Evaluation":[81],"11-stage":[83],"inverter-":[84],"NAND-based":[86],"ring":[87],"oscillators":[88],"revealed":[89],"DST-based":[92],"deliver":[94],"<tex":[95,103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96,104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$24-27":[97],"{\\%}$</tex>":[98,106],"improved":[99],"energy":[100],"efficiency":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$30-37":[105],"reduced":[107,125],"90":[110],"mV":[111],"operation,":[112],"with":[113,128],"only":[114],"small":[116],"area":[117],"overhead.":[118],"Furthermore,":[119],"minimum":[121],"operating":[122],"is":[124],"by":[126],"12.5%,":[127],"DST":[130],"demonstrating":[132],"functionality":[133],"voltages":[135],"as":[136,138],"low":[137],"40":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-12-11T00:00:00"}