{"id":"https://openalex.org/W4417249349","doi":"https://doi.org/10.1109/dcis67520.2025.11281807","title":"Acceleration of C/C++ Kernels and ONNX Models on CGRAs with MLIR-Based Compilation","display_name":"Acceleration of C/C++ Kernels and ONNX Models on CGRAs with MLIR-Based Compilation","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4417249349","doi":"https://doi.org/10.1109/dcis67520.2025.11281807"},"language":null,"primary_location":{"id":"doi:10.1109/dcis67520.2025.11281807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110349613","display_name":"J. D. Gallego","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Juan Gallego","raw_affiliation_strings":["Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011057329","display_name":"J.A.M. Ferreira","orcid":"https://orcid.org/0000-0002-0295-1841"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]},{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Ferreira","raw_affiliation_strings":["University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"],"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I4210166615","https://openalex.org/I182534213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089757003","display_name":"Lu\u00eds Alves","orcid":"https://orcid.org/0000-0003-4447-5107"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]},{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Lu\u00eds Alves","raw_affiliation_strings":["University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"],"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I4210166615","https://openalex.org/I182534213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100642271","display_name":"Daniel V\u00e1zquez","orcid":"https://orcid.org/0000-0002-8617-5973"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel V\u00e1zquez","raw_affiliation_strings":["Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028954771","display_name":"Jo\u00e3o Bispo","orcid":"https://orcid.org/0000-0002-3017-9449"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jo\u00e3o Bispo","raw_affiliation_strings":["University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"],"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I4210166615","https://openalex.org/I182534213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005013627","display_name":"Alfonso Ortiz Rodr\u00edguez","orcid":"https://orcid.org/0000-0001-7678-6191"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alfonso Rodr\u00edguez","raw_affiliation_strings":["Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084043636","display_name":"Nuno Paulino","orcid":"https://orcid.org/0000-0001-8053-902X"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]},{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Paulino","raw_affiliation_strings":["University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"],"affiliations":[{"raw_affiliation_string":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal","institution_ids":["https://openalex.org/I4210166615","https://openalex.org/I182534213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049132754","display_name":"A. Otero","orcid":"https://orcid.org/0000-0003-4995-7009"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andr\u00e9s Otero","raw_affiliation_strings":["Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5110349613"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.45925847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"239","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9056000113487244,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9056000113487244,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.061400000005960464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.0038999998942017555,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.9036999940872192},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7303000092506409},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5133000016212463},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5085999965667725},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4553000032901764},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4503999948501587},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.39559999108314514},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.39480000734329224},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.39160001277923584},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.39070001244544983}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.9036999940872192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8047000169754028},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7303000092506409},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5133000016212463},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5085999965667725},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4878000020980835},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4553000032901764},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4503999948501587},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.39559999108314514},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.39480000734329224},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.39160001277923584},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.39070001244544983},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.3887999951839447},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.38339999318122864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37299999594688416},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.3684000074863434},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.3626999855041504},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3506999909877777},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.3481999933719635},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34369999170303345},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.3244999945163727},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.3222000002861023},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.3190999925136566},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.30160000920295715},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.2930999994277954},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.28679999709129333},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.2865000069141388},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.28519999980926514},{"id":"https://openalex.org/C76518257","wikidata":"https://www.wikidata.org/wiki/Q271680","display_name":"Software framework","level":5,"score":0.27790001034736633},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.27000001072883606},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.26750001311302185},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.2551000118255615},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.2522999942302704}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis67520.2025.11281807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis67520.2025.11281807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1502361557","https://openalex.org/W2179127114","https://openalex.org/W2799537975","https://openalex.org/W2898390739","https://openalex.org/W2936567838","https://openalex.org/W2945149511","https://openalex.org/W2980612421","https://openalex.org/W3015998244","https://openalex.org/W3116479614","https://openalex.org/W3122286897","https://openalex.org/W3134816363","https://openalex.org/W3205717712","https://openalex.org/W3207607731","https://openalex.org/W4243315213","https://openalex.org/W4283747842","https://openalex.org/W4386763463","https://openalex.org/W4393140653"],"related_works":[],"abstract_inverted_index":{"Executing":[0],"Artificial":[1],"Intelligence":[2],"(AI)":[3],"at":[4],"the":[5,43,53,73,96,103,110,122,130,134,141,145,150,158,164],"edge":[6,155],"is":[7],"challenging":[8],"due":[9],"to":[10,71],"tight":[11],"energy":[12],"and":[13,32,37,58,80,144],"computational":[14],"constraints.":[15,125],"Heterogeneous":[16],"platforms,":[17],"particularly":[18],"those":[19],"incorporating":[20],"Coarse-Grained":[21],"Reconfigurable":[22],"Arrays":[23],"(CGRAs),":[24],"offer":[25],"a":[26,65,85,90],"compelling":[27],"trade-off":[28],"between":[29],"hardware":[30,167],"specialization":[31],"programmability,":[33],"supporting":[34],"spatially":[35],"distributed":[36],"energyefficient":[38],"computation.":[39],"Despite":[40],"their":[41],"potential,":[42],"deployment":[44,152],"of":[45,55,76,153,160,166],"applications":[46],"on":[47,69],"CGRA":[48,91,111],"accelerators":[49],"remains":[50],"limited":[51],"by":[52,132],"lack":[54],"practical":[56,151],"toolchains":[57],"methodologies.":[59],"In":[60],"this":[61],"work,":[62],"we":[63],"propose":[64],"compilation":[66],"flow":[67],"based":[68],"MLIR":[70],"enable":[72],"seamless":[74],"integration":[75],"both":[77],"C/C++":[78],"kernels":[79],"ONNX-based":[81],"AI":[82],"models":[83],"into":[84],"RISC-V":[86,142],"system":[87],"augmented":[88],"with":[89,163],"accelerator.":[92],"Our":[93],"approach":[94],"extracts":[95],"underlying":[97],"Data":[98],"Flow":[99],"Graph":[100],"(DFG)":[101],"from":[102],"high-level":[104],"representation.":[105],"It":[106],"maps":[107],"it":[108],"onto":[109],"using":[112],"an":[113],"Integer":[114],"Linear":[115],"Programming":[116],"(ILP)":[117],"mapper":[118],"that":[119],"accounts":[120],"for":[121,137],"accelerator's":[123],"architectural":[124],"A":[126],"custom":[127],"backend":[128],"completes":[129],"toolchain":[131],"generating":[133],"necessary":[135],"binaries":[136],"coordinated":[138],"execution":[139,162],"across":[140],"processor":[143],"CGRA.":[146],"This":[147],"framework":[148],"enables":[149],"heterogeneous":[154],"workloads,":[156],"combining":[157],"flexibility":[159],"software":[161],"efficiency":[165],"acceleration.":[168]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-11T00:00:00"}