{"id":"https://openalex.org/W4404955704","doi":"https://doi.org/10.1109/dcis62603.2024.10769170","title":"Evaluation of the Versal Intelligent Engines for Digital Signal Processing Basic Core Units","display_name":"Evaluation of the Versal Intelligent Engines for Digital Signal Processing Basic Core Units","publication_year":2024,"publication_date":"2024-11-13","ids":{"openalex":"https://openalex.org/W4404955704","doi":"https://doi.org/10.1109/dcis62603.2024.10769170"},"language":"en","primary_location":{"id":"doi:10.1109/dcis62603.2024.10769170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis62603.2024.10769170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100897550","display_name":"Fernando Flores","orcid":null},"institutions":[{"id":"https://openalex.org/I37446213","display_name":"Indra (Spain)","ror":"https://ror.org/00vpq6g39","country_code":"ES","type":"company","lineage":["https://openalex.org/I37446213"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Fernando Flores","raw_affiliation_strings":["Digital hardware for airborne systems area Indra,Vigo,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital hardware for airborne systems area Indra,Vigo,Spain","institution_ids":["https://openalex.org/I37446213"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mar\u00eda Dolores Vald\u00e9s Pe\u00f1a","orcid":null},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mar\u00eda Dolores Vald\u00e9s Pe\u00f1a","raw_affiliation_strings":["University of Vigo,Dept. of Electronics Technology,Vigo,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Vigo,Dept. of Electronics Technology,Vigo,Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100631804","display_name":"Jos\u00e9 Luis S\u00e1nchez de la Rosa","orcid":"https://orcid.org/0000-0003-1887-4665"},"institutions":[{"id":"https://openalex.org/I37446213","display_name":"Indra (Spain)","ror":"https://ror.org/00vpq6g39","country_code":"ES","type":"company","lineage":["https://openalex.org/I37446213"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Manuel Villap\u00fan S\u00e1nchez","raw_affiliation_strings":["Digital hardware for airborne systems area Indra,Vigo,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital hardware for airborne systems area Indra,Vigo,Spain","institution_ids":["https://openalex.org/I37446213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114972255","display_name":"Jes\u00fas Manuel Costa Pazo","orcid":null},"institutions":[{"id":"https://openalex.org/I37446213","display_name":"Indra (Spain)","ror":"https://ror.org/00vpq6g39","country_code":"ES","type":"company","lineage":["https://openalex.org/I37446213"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jes\u00fas Manuel Costa Pazo","raw_affiliation_strings":["Signal processing for naval systems area Indra,Vigo,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal processing for naval systems area Indra,Vigo,Spain","institution_ids":["https://openalex.org/I37446213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077281057","display_name":"C. Quint\u00e1ns","orcid":"https://orcid.org/0000-0001-7254-6107"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Camilo Quint\u00e1ns Gra\u00f1a","raw_affiliation_strings":["University of Vigo,Dept. of Electronics Technology,Vigo,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Vigo,Dept. of Electronics Technology,Vigo,Spain","institution_ids":["https://openalex.org/I6289922"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5131,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.9104187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14420","display_name":"Advanced Research in Systems and Signal Processing","score":0.48890000581741333,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14420","display_name":"Advanced Research in Systems and Signal Processing","score":0.48890000581741333,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7097679972648621},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6301751732826233},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.57210373878479},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5019042491912842},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.47368931770324707},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.4442939758300781},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37897858023643494},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3730517327785492},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22538980841636658},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1322472095489502}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7097679972648621},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6301751732826233},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.57210373878479},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5019042491912842},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47368931770324707},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.4442939758300781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37897858023643494},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3730517327785492},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22538980841636658},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1322472095489502}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis62603.2024.10769170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis62603.2024.10769170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.investigo.biblioteca.uvigo.es:11093/9438","is_oa":false,"landing_page_url":"http://hdl.handle.net/11093/9438","pdf_url":null,"source":{"id":"https://openalex.org/S4377196408","display_name":"Investigo Institutional repository of UVigo (Universidade de Vigo)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I6289922","host_organization_name":"Universidade de Vigo","host_organization_lineage":["https://openalex.org/I6289922"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2148323349","https://openalex.org/W2981712449","https://openalex.org/W3103445890","https://openalex.org/W3209695194","https://openalex.org/W4292231228","https://openalex.org/W4293093588","https://openalex.org/W4391128993","https://openalex.org/W4391455288"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2387078853","https://openalex.org/W4210925376","https://openalex.org/W3193411882","https://openalex.org/W2109284253"],"abstract_inverted_index":{"In":[0],"this":[1,71],"work,":[2],"the":[3,8,47,54,79,96,111,117,136,142,168,176,187,195],"novel":[4],"Intelligent":[5,44],"Engines":[6,45,56],"of":[7,29,74,92,103,116,155,194],"Versal":[9,107,143],"Adaptive":[10],"Compute":[11],"Acceleration":[12],"Platform":[13],"(ACAP)":[14],"from":[15],"AMD":[16],"(formerly":[17],"Xilinx)":[18],"are":[19,63,129],"evaluated":[20],"for":[21,77,135,171],"Digital":[22],"Signal":[23],"Processing":[24],"(DSP)":[25],"applications.":[26],"Different":[27],"configurations":[28,170],"Finite":[30],"Impulse":[31],"Response":[32],"(FIR)":[33],"filters":[34,60],"and":[35,53,61,100,106,113,126,150,158,191],"Fast":[36],"Fourier":[37],"Transforms":[38],"(FFTs)":[39],"serve":[40],"as":[41,131,184,186],"benchmarks.":[42],"The":[43,161],"comprise":[46],"new":[48,88],"DSP":[49,69,84,101,172],"blocks":[50,102],"generation":[51],"(DSP58)":[52],"AI":[55],"(AIEs).":[57],"As":[58],"FIR":[59],"FFTs":[62],"core":[64],"units":[65,115],"in":[66,146,153],"almost":[67],"all":[68],"algorithms,":[70,173],"benchmark":[72],"is":[73,120],"great":[75],"value":[76],"understanding":[78],"best":[80],"way":[81],"to":[82],"implement":[83],"algorithms":[85,137],"on":[86,175],"these":[87],"devices.":[89],"A":[90],"comparison":[91],"several":[93],"implementations":[94],"using":[95],"Programmable":[97],"Logic":[98],"(PL)":[99],"Zynq":[104],"Ultrascale+":[105],"families,":[108],"along":[109],"with":[110],"scalar":[112],"vector":[114],"Versal\u2019s":[118],"AIEs,":[119],"provided.":[121],"Throughput,":[122],"latency,":[123,188],"power":[124,157,190],"consumption":[125],"hardware":[127],"cost":[128],"measured":[130],"key":[132],"performance":[133],"indicators":[134],"under":[138],"test.":[139],"Results":[140],"highlight":[141],"architectural":[144],"advantages":[145],"optimizing":[147],"compute-intensive":[148],"applications":[149],"its":[151],"potential":[152],"terms":[154],"throughput,":[156,189],"resources":[159,192],"efficiency.":[160],"outcomes":[162],"also":[163],"provide":[164],"valuable":[165],"insights":[166],"into":[167],"optimal":[169],"depending":[174],"used":[177],"data":[178],"types,":[179],"filter":[180],"taps,":[181],"FFT":[182],"length,":[183],"well":[185],"constraints":[193],"target":[196],"application.":[197]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}