{"id":"https://openalex.org/W4389545201","doi":"https://doi.org/10.1109/dcis58620.2023.10335985","title":"SET and SEU Hardened Clock Gating Cell","display_name":"SET and SEU Hardened Clock Gating Cell","publication_year":2023,"publication_date":"2023-11-15","ids":{"openalex":"https://openalex.org/W4389545201","doi":"https://doi.org/10.1109/dcis58620.2023.10335985"},"language":"en","primary_location":{"id":"doi:10.1109/dcis58620.2023.10335985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039322577","display_name":"Marko Andjelkovi\u0107","orcid":"https://orcid.org/0000-0001-6419-2062"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Marko Andjelkovic","raw_affiliation_strings":["IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041968870","display_name":"Oliver Schrape","orcid":"https://orcid.org/0000-0002-3513-3239"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Schrape","raw_affiliation_strings":["IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030577367","display_name":"Anselm Breitenreiter","orcid":"https://orcid.org/0000-0001-7095-7551"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Anselm Breitenreiter","raw_affiliation_strings":["IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I96578850"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039322577"],"corresponding_institution_ids":["https://openalex.org/I96578850"],"apc_list":null,"apc_paid":null,"fwci":0.936,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.753479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8801174163818359},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.716931939125061},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5574387907981873},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5287303924560547},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5222259759902954},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5162739753723145},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48168644309043884},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.46854862570762634},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4519030451774597},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42498940229415894},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.42471790313720703},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4030073285102844},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.398117333650589},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.346560537815094},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3078662157058716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2721365690231323},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2698687016963959},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22886362671852112}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8801174163818359},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.716931939125061},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5574387907981873},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5287303924560547},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5222259759902954},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5162739753723145},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48168644309043884},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.46854862570762634},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4519030451774597},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42498940229415894},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.42471790313720703},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4030073285102844},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.398117333650589},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.346560537815094},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3078662157058716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2721365690231323},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2698687016963959},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22886362671852112},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis58620.2023.10335985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2053694013","https://openalex.org/W2062980181","https://openalex.org/W2096692505","https://openalex.org/W2098750459","https://openalex.org/W2115516668","https://openalex.org/W2122995125","https://openalex.org/W2151691428","https://openalex.org/W2166752839","https://openalex.org/W2599403459","https://openalex.org/W2790045541","https://openalex.org/W2792825306","https://openalex.org/W2806283017","https://openalex.org/W2943764824","https://openalex.org/W2981475180","https://openalex.org/W3115370726","https://openalex.org/W3199932465","https://openalex.org/W4309009987","https://openalex.org/W4313003156"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2137310043","https://openalex.org/W2294981364","https://openalex.org/W2040807843","https://openalex.org/W4313332229","https://openalex.org/W4386968318","https://openalex.org/W2088914741","https://openalex.org/W2286776167"],"abstract_inverted_index":{"Clock":[0],"gating":[1,23,42,80,93,112,124],"is":[2,16,44],"a":[3,47,50,77,88,132,136],"common":[4],"approach":[5],"for":[6,105,116],"reduction":[7],"of":[8,20,46,131,172,179],"dynamic":[9],"power":[10],"consumption":[11],"in":[12,25,69,90,110],"digital":[13],"designs.":[14,118],"It":[15],"achieved":[17],"by":[18,57],"insertion":[19],"special":[21],"clock":[22,33,41,79,92,111,123],"cells":[24,113],"the":[26,32,40,58,64,98,129,170,176],"circuit,":[27],"enabling":[28],"to":[29,35,85,97,139,148,159,168],"switch":[30],"off":[31],"signal":[34],"selected":[36],"flip-flops.":[37],"However,":[38],"as":[39,73],"cell":[43,81,94,125],"composed":[45],"latch":[48],"and":[49,63,107,135,143,174],"logic":[51],"gate,":[52],"it":[53],"may":[54,82,95],"be":[55,83],"affected":[56],"Single":[59,65],"Event":[60,66],"Upsets":[61],"(SEUs)":[62],"Transients":[67],"(SETs)":[68],"radiation":[70],"environment":[71],"such":[72],"space.":[74],"Given":[75],"that":[76],"single":[78],"connected":[84],"many":[86],"flip-flops,":[87],"fault":[89],"one":[91],"lead":[96],"circuit":[99],"or":[100],"system":[101],"malfunction.":[102],"Therefore,":[103],"solutions":[104],"SET":[106,177],"SEU":[108],"mitigation":[109],"are":[114],"necessary":[115],"rad-hard":[117],"This":[119],"work":[120],"introduces":[121],"two":[122],"designs":[126,164],"based":[127],"on":[128],"use":[130],"delay":[133],"element":[134],"guard":[137],"gate":[138],"filter":[140],"input":[141],"SETs,":[142],"triple":[144],"modular":[145],"redundancy":[146],"(TMR)":[147],"mitigate":[149],"SEUs.":[150],"The":[151,162],"TMR":[152],"concept":[153],"can":[154],"also":[155],"provide":[156],"enhanced":[157],"immunity":[158],"permanent":[160],"errors.":[161],"proposed":[163],"have":[165],"been":[166],"optimized":[167],"minimize":[169],"number":[171],"transistors":[173],"improve":[175],"robustness":[178],"internal":[180],"nodes.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}