{"id":"https://openalex.org/W4389544867","doi":"https://doi.org/10.1109/dcis58620.2023.10335979","title":"Analog/Mixed-Signal Standard Cell Based Approach for Automated Circuit Generation of Neural Network Accelerators","display_name":"Analog/Mixed-Signal Standard Cell Based Approach for Automated Circuit Generation of Neural Network Accelerators","publication_year":2023,"publication_date":"2023-11-15","ids":{"openalex":"https://openalex.org/W4389544867","doi":"https://doi.org/10.1109/dcis58620.2023.10335979"},"language":"en","primary_location":{"id":"doi:10.1109/dcis58620.2023.10335979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039674907","display_name":"Roland M\u00fcller","orcid":"https://orcid.org/0000-0003-0394-1650"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roland M\u00fcller","raw_affiliation_strings":["Fraunhofer IIS,Advanced Analog Circuits,Erlangen,Germany","Advanced Analog Circuits, Fraunhofer IIS, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer IIS,Advanced Analog Circuits,Erlangen,Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Advanced Analog Circuits, Fraunhofer IIS, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057068052","display_name":"Loreto Mateu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Loreto Mateu","raw_affiliation_strings":["Fraunhofer IIS,Integrated Circuits and Systems,Erlangen,Germany","Integrated Circuits and Systems, Fraunhofer IIS, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer IIS,Integrated Circuits and Systems,Erlangen,Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Integrated Circuits and Systems, Fraunhofer IIS, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072312450","display_name":"Ralf Brederlow","orcid":"https://orcid.org/0000-0002-8118-757X"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Brederlow","raw_affiliation_strings":["Technical University of Munich and Fraunhofer IIS,Chair of Circuit Design,Munich,Germany","Chair of Circuit Design, Technical University of Munich and Fraunhofer IIS, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Munich and Fraunhofer IIS,Chair of Circuit Design,Munich,Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Chair of Circuit Design, Technical University of Munich and Fraunhofer IIS, Munich, Germany","institution_ids":["https://openalex.org/I4210124274","https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7043,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.9138601,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7013881802558899},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6880677938461304},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6344349384307861},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6314209699630737},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5943700671195984},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5340645909309387},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5250886678695679},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5057120323181152},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4486185312271118},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4478229582309723},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43492627143859863},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43355587124824524},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4235120415687561},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39265790581703186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36574381589889526},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2667309045791626},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1987747848033905},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18166464567184448},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1287575364112854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7013881802558899},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6880677938461304},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6344349384307861},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6314209699630737},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5943700671195984},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5340645909309387},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5250886678695679},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5057120323181152},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4486185312271118},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4478229582309723},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43492627143859863},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43355587124824524},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4235120415687561},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39265790581703186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36574381589889526},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2667309045791626},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1987747848033905},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18166464567184448},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1287575364112854},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis58620.2023.10335979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/459609","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/459609","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320311649","display_name":"Ministry of Education","ror":"https://ror.org/036nq5137"},{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1953423682","https://openalex.org/W2116989584","https://openalex.org/W2122108338","https://openalex.org/W2160799365","https://openalex.org/W2518281301","https://openalex.org/W4226078391","https://openalex.org/W4232735308","https://openalex.org/W4236728296","https://openalex.org/W4247888923","https://openalex.org/W4323543966","https://openalex.org/W4323545657"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W3089754507","https://openalex.org/W1596716095","https://openalex.org/W4242619554","https://openalex.org/W2126379574","https://openalex.org/W3164904007"],"abstract_inverted_index":{"Analog":[0],"and":[1,21,32,76,87,89,104],"mixed-signal":[2],"neural":[3],"network":[4],"accelerators":[5],"are":[6,24],"a":[7,109],"promising":[8],"solution":[9],"to":[10,15,58,92,108],"apply":[11],"deep":[12],"learning":[13],"methods":[14],"edge":[16],"applications":[17],"where":[18],"high":[19],"energy":[20],"area":[22],"efficiency":[23],"required.":[25],"Such":[26],"in-memory":[27],"computing":[28],"implementations":[29],"use":[30],"regular":[31],"repetitive":[33],"circuit":[34,118],"structures":[35],"that":[36],"take":[37],"great":[38],"advantage":[39],"of":[40,62],"design":[41,47,61,119],"automation.":[42,95],"An":[43],"analog/mixed-signal":[44],"standard":[45,85],"cell":[46],"approach":[48],"in":[49,115],"combination":[50],"with":[51],"an":[52],"automation":[53],"framework":[54,66],"has":[55],"been":[56],"developed":[57],"ease":[59],"the":[60,70,94,101],"such":[63,73],"systems.":[64],"The":[65,96],"discussed":[67],"here":[68],"provides":[69],"basic":[71],"functionality":[72],"as":[74],"schematic":[75],"layout":[77],"creation.":[78],"It":[79],"is":[80],"based":[81],"on":[82],"manually":[83],"designed":[84],"cells":[86],"technology":[88],"topology":[90],"parameters":[91],"steer":[93],"presented":[97],"methodology":[98],"drastically":[99],"reduces":[100],"(re-)design":[102],"time":[103],"engineering":[105],"effort":[106],"leading":[107],"reduced":[110],"time-to-market":[111],"whilst":[112],"errors":[113],"occurring":[114],"manual":[116],"executed":[117],"can":[120],"be":[121],"avoided.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}