{"id":"https://openalex.org/W4389544721","doi":"https://doi.org/10.1109/dcis58620.2023.10335973","title":"An Open-Source FPGA Platform for Shared-Memory Heterogeneous Many-Core Architecture Exploration","display_name":"An Open-Source FPGA Platform for Shared-Memory Heterogeneous Many-Core Architecture Exploration","publication_year":2023,"publication_date":"2023-11-15","ids":{"openalex":"https://openalex.org/W4389544721","doi":"https://doi.org/10.1109/dcis58620.2023.10335973"},"language":"en","primary_location":{"id":"doi:10.1109/dcis58620.2023.10335973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091158791","display_name":"Rafael Tornero","orcid":"https://orcid.org/0000-0001-5647-2232"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Rafael Tornero","raw_affiliation_strings":["Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","Department of Computer Architecture, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","institution_ids":["https://openalex.org/I60053951","https://openalex.org/I16097986"]},{"raw_affiliation_string":"Department of Computer Architecture, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100609862","display_name":"David R. Rodriguez","orcid":"https://orcid.org/0000-0003-1286-5231"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David Rodr\u00edguez","raw_affiliation_strings":["Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","Department of Computer Architecture, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","institution_ids":["https://openalex.org/I60053951","https://openalex.org/I16097986"]},{"raw_affiliation_string":"Department of Computer Architecture, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100633621","display_name":"Jos\u00e9 Maria Mart\u00ednez","orcid":"https://orcid.org/0009-0008-0877-3987"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]},{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 M. Mart\u00ednez","raw_affiliation_strings":["Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","Department of Computer Architecture, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","institution_ids":["https://openalex.org/I60053951","https://openalex.org/I16097986"]},{"raw_affiliation_string":"Department of Computer Architecture, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046815809","display_name":"Jos\u00e9 Flich","orcid":"https://orcid.org/0000-0001-8581-6284"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Flich","raw_affiliation_strings":["Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","Department of Computer Architecture, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain","institution_ids":["https://openalex.org/I60053951","https://openalex.org/I16097986"]},{"raw_affiliation_string":"Department of Computer Architecture, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091158791"],"corresponding_institution_ids":["https://openalex.org/I16097986","https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":0.9227,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73790829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8179570436477661},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7182227969169617},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6003192663192749},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5627240538597107},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5560219883918762},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5238161683082581},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.523579478263855},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4780628979206085},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4354607164859772},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4337029457092285},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4272086024284363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.423379123210907},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4124397933483124},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3808397054672241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3405179977416992},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.31929922103881836},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3099198341369629},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3032657504081726},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08571085333824158}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8179570436477661},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7182227969169617},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6003192663192749},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5627240538597107},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5560219883918762},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5238161683082581},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.523579478263855},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4780628979206085},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4354607164859772},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4337029457092285},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4272086024284363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.423379123210907},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4124397933483124},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3808397054672241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3405179977416992},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31929922103881836},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3099198341369629},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3032657504081726},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08571085333824158},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis58620.2023.10335973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2284695707","https://openalex.org/W2333603443","https://openalex.org/W2539260272","https://openalex.org/W3011537247","https://openalex.org/W3169463464","https://openalex.org/W4285113201"],"related_works":["https://openalex.org/W2339366892","https://openalex.org/W2026512611","https://openalex.org/W2353073543","https://openalex.org/W4230333905","https://openalex.org/W233533876","https://openalex.org/W2083853670","https://openalex.org/W2383122297","https://openalex.org/W2604972926","https://openalex.org/W1507921119","https://openalex.org/W2353146130"],"abstract_inverted_index":{"Many-core":[0],"architectures,":[1],"especially":[2],"those":[3],"with":[4,48],"heterogeneous":[5,40,72],"components,":[6],"are":[7,46],"gaining":[8],"momentum":[9],"due":[10],"to":[11,70],"the":[12,76,87],"benefits":[13,88],"of":[14],"having":[15],"an":[16],"Open":[17],"Source":[18],"Instruction":[19],"Set":[20],"Architecture":[21],"(ISA),":[22],"such":[23],"as":[24],"RISC-V.":[25],"In":[26],"this":[27],"paper":[28],"we":[29],"present":[30],"a":[31,57],"new":[32],"computing":[33,52,97],"platform":[34,55],"for":[35],"developing":[36],"and":[37,65,78,81],"analysing":[38],"future":[39],"architectures":[41],"where":[42],"specific":[43],"custom":[44],"accelerators":[45,93],"integrated":[47],"more":[49],"standard":[50],"RISC-V":[51],"cores.":[53,98],"The":[54],"implements":[56],"coherent":[58],"shared":[59],"memory":[60,79],"model":[61],"which":[62],"simplifies":[63],"programmability":[64],"enables":[66],"efficient":[67],"communication":[68],"support":[69],"all":[71],"components.":[73],"We":[74],"detail":[75],"network":[77],"subsystems":[80],"provide":[82],"preliminary":[83],"evaluation":[84],"results":[85],"showing":[86],"when":[89],"using":[90],"two":[91,96],"systolic":[92],"managed":[94],"by":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-01-17T23:10:49.606395","created_date":"2025-10-10T00:00:00"}