{"id":"https://openalex.org/W4389545107","doi":"https://doi.org/10.1109/dcis58620.2023.10335966","title":"Simplifying RTL design and verification in chip manufacturing: A paradigm for Electronics Teaching using Open-Source tools","display_name":"Simplifying RTL design and verification in chip manufacturing: A paradigm for Electronics Teaching using Open-Source tools","publication_year":2023,"publication_date":"2023-11-15","ids":{"openalex":"https://openalex.org/W4389545107","doi":"https://doi.org/10.1109/dcis58620.2023.10335966"},"language":"en","primary_location":{"id":"doi:10.1109/dcis58620.2023.10335966","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dcis58620.2023.10335966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093461235","display_name":"Jos\u00e9-Miguel Galeas-Merch\u00e1n","orcid":null},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9-Miguel Galeas-Merch\u00e1n","raw_affiliation_strings":["University of Malaga,Department of Electronic Technology,Málaga,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Malaga,Department of Electronic Technology,Málaga,Spain","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013690252","display_name":"Jos\u00e9-Borja Castillo-S\u00e1nchez","orcid":"https://orcid.org/0000-0003-3402-8725"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9-Borja Castillo-S\u00e1nchez","raw_affiliation_strings":["University of Malaga,Department of Electronic Technology,Málaga,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Malaga,Department of Electronic Technology,Málaga,Spain","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085179081","display_name":"Mart\u00edn Gonz\u00e1lez-Garc\u00eda","orcid":"https://orcid.org/0000-0002-9216-0372"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mart\u00edn Gonz\u00e1lez-Garc\u00eda","raw_affiliation_strings":["University of Malaga,Department of Electronic Technology,Málaga,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Malaga,Department of Electronic Technology,Málaga,Spain","institution_ids":["https://openalex.org/I82767444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82767444"],"apc_list":null,"apc_paid":null,"fwci":0.4176,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60166436,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"10","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7566047310829163},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.6994260549545288},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6542623043060303},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.5101078152656555},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47635936737060547},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4506823420524597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43462836742401123},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4289170205593109},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.4221707582473755},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41489747166633606},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4143368601799011},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3674974739551544},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.35131606459617615},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2065892219543457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1824648082256317},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.13507091999053955},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.10279837250709534},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07561510801315308}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7566047310829163},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.6994260549545288},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6542623043060303},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5101078152656555},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47635936737060547},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4506823420524597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43462836742401123},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4289170205593109},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.4221707582473755},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41489747166633606},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4143368601799011},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3674974739551544},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.35131606459617615},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2065892219543457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1824648082256317},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.13507091999053955},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.10279837250709534},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07561510801315308},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis58620.2023.10335966","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dcis58620.2023.10335966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2145478717","https://openalex.org/W2166898400","https://openalex.org/W3115167365","https://openalex.org/W4200146386","https://openalex.org/W4283376307","https://openalex.org/W4308659785","https://openalex.org/W6958870032"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2105593427","https://openalex.org/W2153955347","https://openalex.org/W2106507440","https://openalex.org/W1928822090","https://openalex.org/W2118572231","https://openalex.org/W4375857205","https://openalex.org/W3036403349","https://openalex.org/W4375946032","https://openalex.org/W4389429005"],"abstract_inverted_index":{"This":[0],"document":[1],"introduces":[2],"a":[3,16,24],"wide-spreading":[4],"project":[5,37],"that":[6,35],"allows":[7],"engineering":[8],"students":[9],"to":[10],"design,":[11],"simulate,":[12],"verify":[13],"and":[14,46],"manufacture":[15],"custom":[17],"RTL":[18],"design":[19],"using":[20],"HDL":[21],"languages":[22],"alongside":[23],"RISC-V":[25],"core.":[26],"To":[27],"solve":[28],"the":[29,42],"deficiencies":[30],"regarding":[31],"functional":[32],"core":[33],"verification":[34,48],"this":[36,39],"features,":[38],"paper":[40],"proposes":[41],"adoption":[43],"of":[44],"UVM":[45],"Python-based":[47],"tools.":[49]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}