{"id":"https://openalex.org/W4389544885","doi":"https://doi.org/10.1109/dcis58620.2023.10335963","title":"High-Throughput DTW accelerator with minimum area in AMD FPGA by HLS","display_name":"High-Throughput DTW accelerator with minimum area in AMD FPGA by HLS","publication_year":2023,"publication_date":"2023-11-15","ids":{"openalex":"https://openalex.org/W4389544885","doi":"https://doi.org/10.1109/dcis58620.2023.10335963"},"language":"en","primary_location":{"id":"doi:10.1109/dcis58620.2023.10335963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://riuma.uma.es/xmlui/bitstream/10630/28260/1/Version%20RIUMA.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093461161","display_name":"Marco Hormigo-Jim\u00e9nez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marco Hormigo-Jim\u00e9nez","raw_affiliation_strings":["Industrial Engineering School Universidad de Málaga,Málaga,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Engineering School Universidad de Málaga,Málaga,Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019066865","display_name":"Javier Hormigo","orcid":"https://orcid.org/0000-0002-5454-6821"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Hormigo","raw_affiliation_strings":["Universidad de Málaga,Dept. Computer Architecture,Malaga,Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Málaga,Dept. Computer Architecture,Malaga,Spain","institution_ids":["https://openalex.org/I82767444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2417,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48570759,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12205","display_name":"Time Series Analysis and Forecasting","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12205","display_name":"Time Series Analysis and Forecasting","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11667","display_name":"Advanced Chemical Sensor Technologies","score":0.9739000201225281,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13734","display_name":"Advanced Computational Techniques and Applications","score":0.9355000257492065,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8525967597961426},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8407220840454102},{"id":"https://openalex.org/keywords/dynamic-time-warping","display_name":"Dynamic time warping","score":0.8384931087493896},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7062485814094543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5492201447486877},{"id":"https://openalex.org/keywords/dynamic-programming","display_name":"Dynamic programming","score":0.4893736243247986},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.45143041014671326},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4052586555480957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34951668977737427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3456493020057678},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3354029357433319},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29019054770469666},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2777598798274994}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8525967597961426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8407220840454102},{"id":"https://openalex.org/C88516994","wikidata":"https://www.wikidata.org/wiki/Q1268863","display_name":"Dynamic time warping","level":2,"score":0.8384931087493896},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7062485814094543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5492201447486877},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.4893736243247986},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.45143041014671326},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4052586555480957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34951668977737427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3456493020057678},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3354029357433319},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29019054770469666},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2777598798274994},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis58620.2023.10335963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis58620.2023.10335963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:riuma.uma.es:10630/28260","is_oa":true,"landing_page_url":"https://hdl.handle.net/10630/28260","pdf_url":"https://riuma.uma.es/xmlui/bitstream/10630/28260/1/Version%20RIUMA.pdf","source":{"id":"https://openalex.org/S4306401385","display_name":"Repositorio Institucional de la Universidad de M\u00e1laga (University of M\u00e1laga)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82767444","host_organization_name":"Universidad de M\u00e1laga","host_organization_lineage":["https://openalex.org/I82767444"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference output"}],"best_oa_location":{"id":"pmh:oai:riuma.uma.es:10630/28260","is_oa":true,"landing_page_url":"https://hdl.handle.net/10630/28260","pdf_url":"https://riuma.uma.es/xmlui/bitstream/10630/28260/1/Version%20RIUMA.pdf","source":{"id":"https://openalex.org/S4306401385","display_name":"Repositorio Institucional de la Universidad de M\u00e1laga (University of M\u00e1laga)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82767444","host_organization_name":"Universidad de M\u00e1laga","host_organization_lineage":["https://openalex.org/I82767444"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference output"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4389544885.pdf"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W2013914979","https://openalex.org/W2036179321","https://openalex.org/W2063564971","https://openalex.org/W2099302229","https://openalex.org/W2128160875","https://openalex.org/W2139440613","https://openalex.org/W2155919101","https://openalex.org/W2161831889","https://openalex.org/W2275543426","https://openalex.org/W2315394208","https://openalex.org/W2738497507","https://openalex.org/W3046408983","https://openalex.org/W3117753910","https://openalex.org/W3128475754","https://openalex.org/W4285152871"],"related_works":["https://openalex.org/W2341338763","https://openalex.org/W2950183183","https://openalex.org/W2030799363","https://openalex.org/W2032415964","https://openalex.org/W2288425735","https://openalex.org/W2349923317","https://openalex.org/W2362065912","https://openalex.org/W2367646230","https://openalex.org/W2353445236","https://openalex.org/W62023843"],"abstract_inverted_index":{"Dynamic":[0],"Time":[1],"Warping":[2],"(DTW)":[3],"is":[4,10,37,121],"a":[5,54,87,103,152,155],"dynamic":[6],"programming":[7],"algorithm":[8,110],"that":[9],"known":[11],"to":[12,19,73,80,89],"be":[13,145],"one":[14],"of":[15,34,93,107,117,128,134,138],"the":[16,21,32,84,91,108,118,125,129,135,139],"best":[17],"methods":[18],"measure":[20],"similarities":[22],"between":[23],"two":[24],"signals,":[25],"even":[26],"if":[27],"there":[28],"are":[29],"variations":[30],"in":[31,40,59,111,147],"speed":[33],"those.":[35],"It":[36],"extensively":[38],"used":[39,146],"many":[41],"machine":[42],"learning":[43],"algorithms,":[44],"especially":[45],"for":[46,154],"pattern":[47],"recognition":[48],"and":[49,131],"classification.":[50],"Unfortunately,":[51],"it":[52,69],"has":[53,77],"quadratic":[55],"complexity,":[56],"which":[57],"results":[58],"very":[60,71,159],"high":[61],"computational":[62],"costs.":[63],"Furthermore,":[64],"its":[65],"data":[66],"dependency":[67],"made":[68],"also":[70],"difficult":[72],"parallelize.":[74],"Special":[75],"attention":[76],"been":[78],"paid":[79],"computing":[81],"DTW":[82,109],"on":[83,95],"edge,":[85],"as":[86,151],"way":[88],"reduce":[90],"load":[92],"communication":[94],"Internet-of-Thing":[96],"applications.":[97],"In":[98],"this":[99],"work,":[100],"we":[101],"propose":[102],"minimum":[104],"area":[105],"implementation":[106,157],"AMD":[112,140],"FPGAs":[113],"with":[114,158],"optimal":[115],"use":[116,126],"resources.":[119],"That":[120],"achieved":[122],"by":[123],"maximizing":[124],"time":[127],"resources":[130],"taking":[132],"advantage":[133],"inner":[136],"structure":[137],"FPGAs.":[141],"This":[142],"architecture":[143],"could":[144],"small":[148],"devices":[149],"or":[150],"base":[153],"multi-core":[156],"high-throughput.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}