{"id":"https://openalex.org/W4311416644","doi":"https://doi.org/10.1109/dcis55711.2022.9970069","title":"Extending RISC-V Processor Datapaths with Multi-Grain Reconfigurable Overlays","display_name":"Extending RISC-V Processor Datapaths with Multi-Grain Reconfigurable Overlays","publication_year":2022,"publication_date":"2022-11-16","ids":{"openalex":"https://openalex.org/W4311416644","doi":"https://doi.org/10.1109/dcis55711.2022.9970069"},"language":"en","primary_location":{"id":"doi:10.1109/dcis55711.2022.9970069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis55711.2022.9970069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100642271","display_name":"Daniel V\u00e1zquez","orcid":"https://orcid.org/0000-0002-8617-5973"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Daniel Vazquez","raw_affiliation_strings":["Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005013627","display_name":"Alfonso Ortiz Rodr\u00edguez","orcid":"https://orcid.org/0000-0001-7678-6191"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfonso Rodriguez","raw_affiliation_strings":["Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049132754","display_name":"A. Otero","orcid":"https://orcid.org/0000-0003-4995-7009"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Andres Otero","raw_affiliation_strings":["Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018537955","display_name":"Eduardo de la Torre","orcid":"https://orcid.org/0000-0001-5697-0573"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo de la Torre","raw_affiliation_strings":["Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electrónica Industrial Universidad Politécnica de Madrid,Madrid,Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100642271"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":null,"apc_paid":null,"fwci":0.4142,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63450171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"06"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8263012766838074},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8260080218315125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5948755741119385},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5843139886856079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5826422572135925},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.5054943561553955},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47268182039260864},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4489322900772095},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4350331425666809},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42196792364120483},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3761114478111267},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.32131463289260864},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2598237991333008}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8263012766838074},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8260080218315125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5948755741119385},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5843139886856079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5826422572135925},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.5054943561553955},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47268182039260864},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4489322900772095},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4350331425666809},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42196792364120483},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3761114478111267},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32131463289260864},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2598237991333008}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis55711.2022.9970069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis55711.2022.9970069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2052930524","https://openalex.org/W2472489786","https://openalex.org/W2741661236","https://openalex.org/W2807281109","https://openalex.org/W2889339831","https://openalex.org/W2989762710","https://openalex.org/W3027968530","https://openalex.org/W3036554530","https://openalex.org/W3205735531","https://openalex.org/W3205913681","https://openalex.org/W3207607731","https://openalex.org/W6720847456","https://openalex.org/W6752253383","https://openalex.org/W6770165107","https://openalex.org/W6991685655"],"related_works":["https://openalex.org/W2162921448","https://openalex.org/W2100984465","https://openalex.org/W4317937453","https://openalex.org/W1588764976","https://openalex.org/W2158030625","https://openalex.org/W2538644970","https://openalex.org/W4247613350","https://openalex.org/W1994289828","https://openalex.org/W2019183874","https://openalex.org/W2051103499"],"abstract_inverted_index":{"The":[0,23,138,151],"use":[1],"of":[2,37,67,100,140,160,166,186],"accelerators":[3,31,72],"to":[4,10,28,40,63,70,125,188,191],"perform":[5],"computing":[6,14],"offloading":[7],"from":[8],"software":[9],"hardware":[11,30,82],"in":[12,50,177],"heterogeneous":[13],"systems":[15],"has":[16,122],"already":[17],"been":[18,123],"around":[19],"for":[20],"some":[21],"time.":[22],"most":[24],"common":[25],"approach":[26],"is":[27,58,69,118,132,154],"have":[29],"loosely-coupled":[32],"with":[33,78],"the":[34,38,64,101,141,167,174,178],"main":[35],"processor":[36,76,102,117],"system":[39],"allow":[41],"parallel":[42],"execution.":[43],"However,":[44],"this":[45,111],"can":[46,143],"negatively":[47],"affect":[48],"performance":[49,184],"certain":[51],"application":[52,168],"scenarios.":[53],"A":[54],"different":[55],"approach,":[56],"which":[57,94],"gaining":[59],"momentum":[60],"nowadays":[61],"thanks":[62],"mainstream":[65],"adoption":[66],"RISC-V,":[68],"create":[71],"that":[73,84,131],"combine":[74],"a":[75,113,127,157,183],"core":[77],"dedicated":[79],"and":[80,104,194],"tightly-coupled":[81],"modules":[83],"are":[85,95],"transparently":[86],"managed":[87],"via":[88],"custom":[89,135],"ISA":[90,136],"extensions.":[91,137],"These":[92],"modules,":[93],"often":[96],"application-specific,":[97],"become":[98],"part":[99],"datapath":[103,121],"cannot":[105],"be":[106,144],"changed":[107],"after":[108],"deployment.":[109],"In":[110],"paper,":[112],"novel":[114],"reconfigurable":[115],"RISC-V":[116],"presented.":[119],"Its":[120],"modified":[124],"include":[126],"spatially-configured":[128],"CGRA":[129],"overlay":[130,142],"accessible":[133],"through":[134,149],"functionality":[139],"adapted":[145],"at":[146],"run":[147],"time":[148],"reconfiguration.":[150],"proposed":[152],"architecture":[153],"accompanied":[155],"by":[156],"toolchain":[158],"capable":[159],"automatically":[161],"transforming":[162],"loop-based":[163],"computing-intensive":[164],"sections":[165],"code":[169],"into":[170],"configuration":[171],"data":[172],"controlling":[173],"operations":[175],"executed":[176],"overlay.":[179],"Experimental":[180],"results":[181],"show":[182],"improvement":[185],"up":[187],"13x":[189],"compared":[190],"alternative":[192],"software-based":[193],"memory-mapped":[195],"hardware-based":[196],"implementations.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}